Digital circuit for suppressing fast signal variations

Claim 2

A digital circuit which receives a serial input signal and which suppresses fast signal variations in said signal, said digital circuit comprising an integrator circuit which generates a multi-bit signal by integration of said serial input signal, and an evaluation circuit which derives from said multi-bit signal a serial output signal which assumes a first state when said multi-bit signal exceeds a first threshold value and a second state when said multi-bit signal is below a second threshold value, said evaluation circuit comprising logic means for combining the three most significant bits of said multi-bit signal into a control signal when said multi-bit signal exceeds said first threshold value which sets a flipflop so as to generate said serial output signal, and resets said flipflop when said multi-bit signal is below said second threshold value.

Claim 3

A digital circuit as claimed in claim 1, wherein said integrator circuit comprises a first circuit section in which the output signals of two series connected delay elements form a two-bit output signal, and a second circuit section which comprises a first adder whose first input receives the two-bit output signal and whose second input receives the output signal of a second adder, and also comprises a divider circuit which has a division ratio of 32 and which receives the multi-bit output signal of a delay element which constitutes the output signal of said integration means, said delay element storing and delaying by two clock pulse periods the output signal of the first adder after every second clock pulse period, its output signal being subtracted from the multi-bit output signal in the second adder.

Claim 4

The use of a digital circuit as claimed in claim 2 in an infrared receiving device.

Claim 5

A digital circuit as claimed claim 1, wherein said logic means comprises a NOR-gate, one input of which receives the most-significant bit, its other input being coupled to the output of a first AND-gate which receives the other bits, its output being coupled to the set input of the flipflop, and a second AND-gate, one input of which receives the most-significant bit, its other input being coupled to the output of an OR-gate which receives the other bits, its output being coupled to the reset input of the flipflop.

Claim 6

The use of a digital circuit as claimed in claim 4 in an infrared receiving device.

Claim 7

The use of a digital circuit as claimed in claim 1 in an infrared receiving device.

Claim 8

The use of a digital circuit as claimed in claim 1 in an infrared receiving device.

Claim 9

A digital circuit for producing an output signal, said circuit having as an input a serial input signal having a plurality of states, said digital circuit comprising: (a) means for integrating said serial input signal so as to generate a multi-bit signal, said multi-bit signal having a value representing variation in said states of said input signal. (b) means for evaluating said multi-bit signal and for deriving therefrom an output signal which assumes a first state when said multi-bit signal exceeds a first threshold value, and a second state when said multi-bit signal is below a second threshold value, said evaluating means comprising logic means for combining the three most significant bits of said multi-bit signal and for generating a control signal which sets a flipflop coupled thereto when said multi-bit signal exceeds said first threshold value thereby generating said serial output signal, and resets said flipflop when said multi-bit signal is below said second threshold value.

Claim 10

A digital circuit for producing an output signal, said circuit having as an input a serial input signal having a plurality of states, said digital circuit comprising: (a) means for integrating said serial input signal so as to generate a multi-bit signal, said multi-bit signal having a value representing variation in said states of said input signal. (b) means for evaluating said multi-bit signal and for deriving therefrom an output signal which assumes a first state when said multi-bit signal exceeds a first threshold value, and a second state when said multi-bit signal is below a second threshold value, said evaluating means comprising logic means for combining the three most significant bits of said multi-bit signal and for generating a control signal which sets a flipflop coupled thereto when said multi-bit signal exceeds said first threshold value thereby generating said serial output signal, and resets said flipflop when said multi-bit signal is below said second threshold value.

Claim 11

The use of a digital circuit as claimed in claim 8 in an infrared receiving device.