← Back to Patent Explorer
US4862178A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital system for codeless phase measurement

Assignee: Western Atlas International Inc
•
Filing: 1988-06-27
•
Granted: 1989-08-29
•
Expires: 2008-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A codeless digital method and apparatus for obtaining measured phase from a plurality of L2 signal transmissions. An intermediate frequency signal is derived by mixing the L2 transmissions with a local oscillator. That signal is hardlimited and employed to terminate the count of a divide-by-32 counter that is clocked by the local oscillator signal and initiated by a signal in synchronization therewith whose frequency is a fraction of the local oscillator. The state of the counter is applied to a four bit latch. The state of the latch, which effectively discards the most significant bit of the count, provides the measured phase of the L2 transmissions from which position can be obtained by reference to the satellite phase and delta range values derived therefrom.

Inventors

  • 👤 Mark A. Sturza
  • 👤 Alison K. Brown

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 23:53
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/06; G; G01; G01S; G01S19/00; G01S19/01; G01S19/13; G01S19/32; G01S13/00; G01S13/02; G01S13/06; G01S13/46; G01S2013/466

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 149 words
In a method for determining baseline vectors from information contained in the L1 and L2 signals from a plurality of G.P.S. transmitters of the type wherein said transmissions are detected by receivers located at each end of said baseline and said transmitters are identified by comparing the measured phase of said received transmissions with predicted values thereof whereby a priori knowledge of the singal modulating codes is not required, the improvement comprising measuring the phases of said signals by the steps of: (a) mixing said L2 signals with a local oscillator to provide an intermediate frequency signal; and (b) clocking a counter with said local oscillator; and (c) starting said counter with a signal that is synchronized with and whose frequency is a fraction of said local oscillator; then (d) stopping said counter with said intermediate frequency signal; and then (e) discarding the most significant bit of said count.
Claim 2
Dependent Claim 149 words
In a method for determining baseline vectors from information contained in the L1 and L2 signals from a plurality of G.P.S. transmitters of the type wherein said transmissions are detected by receivers located at each end of said baseline and said transmitters are identified by comparing the measured phase of said received transmissions with predicted values thereof whereby a priori knowledge of the singal modulating codes is not required, the improvement comprising measuring the phases of said signals by the steps of: (a) mixing said L2 signals with a local oscillator to provide an intermediate frequency signal; and (b) clocking a counter with said local oscillator; and (c) starting said counter with a signal that is synchronized with and whose frequency is a fraction of said local oscillator; then (d) stopping said counter with said intermediate frequency signal; and then (e) discarding the most significant bit of said count.
Claim 3
Dependent Claim 17 words
A method as defined in claim 1 further including the step of hardlimiting said intermediate frequency signal.
Claim 4
Dependent Claim 44 words
A method as defined in claim 2 wherein said step of discarding said most significant bit further comprises the step of applying the count of said counter to a latch whose bit capacity is one less than the number of stages of said counter.
Claim 5
Dependent Claim 26 words
A method as defined in claim 3 further characterized in that: (a) said counter is a divide-by-32 counter; and (b) said latch is a four-bit latch.
Claim 6
Dependent Claim 22 words
A method as defined in claim 4 wherein the positive-going zero crossings of said hardlimited intermediate frequency signal stops said divide-by-32 counter.
Claim 7
Dependent Claim 28 words
A method as defined in claim 5 wherein the frequency of said local oscillator is sixty-four times that of the signal that is applied to start said counter.
Claim 8
Dependent Claim 22 words
A method as defined in claim 6 further characterized in that the nominal frequencies of said intermediate frequency signal is 37.2 MHz.
Claim 9
Dependent Claim 17 words
A method as defined in claim 7 wherein the frequency of said local oscillator is 1190.4 MHz.
Claim 10
Dependent Claim 121 words
Apparatus for codeless digital measurement of the phase of a code-modulated signal of the spread spectrum type comprising, in combination: (a) means for mixing said signals with a local oscillator to provide an intermediate frequency signal; (b) a counter, said counter being clocked by said local oscillator; (c) means for dividing the frequency of said local oscillator to produce a third signal that is synchronized with said local oscillator and having a frequency that is a fraction of that of said local oscillator; (d) said third signal being applied to said counter whereby the counter is initiated to begin counting in response to said third signal; and (e) means for discarding the most significant bit of the count of said counter.
Claim 11
Dependent Claim 121 words
Apparatus for codeless digital measurement of the phase of a code-modulated signal of the spread spectrum type comprising, in combination: (a) means for mixing said signals with a local oscillator to provide an intermediate frequency signal; (b) a counter, said counter being clocked by said local oscillator; (c) means for dividing the frequency of said local oscillator to produce a third signal that is synchronized with said local oscillator and having a frequency that is a fraction of that of said local oscillator; (d) said third signal being applied to said counter whereby the counter is initiated to begin counting in response to said third signal; and (e) means for discarding the most significant bit of the count of said counter.
Claim 12
Dependent Claim 15 words
Apparatus as defined in claim 9 further including means for hardlimiting said intermediate frequency signal.
Claim 13
Dependent Claim 32 words
Apparatus as defined in claim 10 wherein said means for discarding said most significant bit further comprises a latch whose capacity is one less than the number of stages of said counter.
Claim 14
Dependent Claim 25 words
Apparatus as defined in claim 11 further characterized in that: (a) said counter is a divide-by-32 counter; and (b) said latch is a four-bit latch.
Claim 15
Dependent Claim 21 words
Apparatus as defined in claim 12 wherein the positive-going zero crossings of said hardlimited intermediate frequency signals stop said divide-by-32 counter.
Claim 16
Dependent Claim 22 words
Apparatus as defined in claim 13 wherein said means for dividing the frequency of said local oscillator is a divide-by-64 frequency divider.

References Cited (Backward Citations)

US4667203A Cited
US4809005A Cited
US4797677A Cited
US4754465A Cited
US4646096A Cited
US4785463A Cited
US4807256A Cited
US4812991A Cited
US4754283A Cited
US4800577A Cited
US4817113A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-08-28 1993-02-27 1993-08-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-08-28 1997-02-27 1997-08-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-08-28 2001-02-27 2001-08-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag