US4855625A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Operational amplifier having low DC current input circuit
Assignee: HARIS Corp MELBOURNE FLORIDA
•
Filing: 1987-11-09
•
Granted: 1989-08-08
•
Expires: 2007-11-09
Abstract
Abstract An input circuit for an operational amplifier which incorporates a bias control transistor for effectively minimizing the input current to a Darlington-connected transistor pair into the same semiconductor region in which the Darlington-connected transistor pair is formed. All portions of the surface of the dielectrically isolated island are effectively boot-strapped with the (common mode) input signal, whereby the parasitic capacitance to ground is effectively eliminated. This enables the collector current of the input transistor to be reduced significantly relative to the collector current flowing through the output transistor of the Darlington pair. To accommodate for device characteristic variations among separate wafer processing runs, a self-balanced bias circuit, containing a transistor pair matched to the bias and Darlington output transistors, is employed as the current source of the operational amplifier. As a result, the ratio of the collector currents of the Darlington-connected pair can be controlled irrespective of saturation currents or sheet resistivity of bias resistances employed for the bias control transistor and for the self-balanced bias circuit respectively.
Inventors
- 👤 Robert W. Webb
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 21:08
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/04; H03K17/041; H03K17/0412; H03K17/04126; H03F; H03F1/00; H03F1/02; H03F1/0205; H03F1/0211; H03F1/0216; H03F1/0233; H03F3/00; H03F3/34; H03F3/343; H03F3/3432; H03F3/3435; H03K17/51; H03K17/56; H03K17/60; H03K17/615; H10; H10D; H10D84/00; H10D84/60; H10D84/641; H10D84/642
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
138 words
A transistor circuit comprising a Darlington-connected pair of first and second bipolar transistors, said first transistor having its base connected to an input terminal for receiving an input signal, its collector connected with the collector of said second transistor to receive a first bias voltage, the emitter of said first transistor being connected to the base of said second transistor, the emitter of said second transistor being coupled to a second bias source; and means, coupled to the emitter of said first transistor, for biasing said first transistor so as to minimize DC input current applied to the base of said first transistor without effectively causing the storage of a charge at a node coupled to the emitter of said first transistor, irrespective of the polarity and magnitude of signals applied to the base of said first transistor.
Claim 2
Dependent Claim
138 words
A transistor circuit comprising a Darlington-connected pair of first and second bipolar transistors, said first transistor having its base connected to an input terminal for receiving an input signal, its collector connected with the collector of said second transistor to receive a first bias voltage, the emitter of said first transistor being connected to the base of said second transistor, the emitter of said second transistor being coupled to a second bias source; and means, coupled to the emitter of said first transistor, for biasing said first transistor so as to minimize DC input current applied to the base of said first transistor without effectively causing the storage of a charge at a node coupled to the emitter of said first transistor, irrespective of the polarity and magnitude of signals applied to the base of said first transistor.
Claim 3
Dependent Claim
55 words
A transistor circuit according to claim 1, wherein said biasing means comprises a third bipolar transistor, the collector of which is coupled to the emitter of said second transistor, the emitter of which is coupled to the base of said second transistor and the base of which is coupled to receive a prescribed bias voltage.
Claim 4
Dependent Claim
33 words
A transistor circuit according to claim 2, wherein each of said first, second and third transistors is formed as a respective semiconductor device integrated within the same island region of a semiconductor substrate.
Claim 5
Dependent Claim
23 words
A transistor circuit according to claim 3, wherein said third transistor has a polarity-type opposite to that of said first and second transistors.
Claim 6
Dependent Claim
55 words
A transistor circuit according to claim 4, wherein within said island region a junction is formed between the collector region of said third transistor and the collector regions of said first and second transistor and further including means for reverse biasing said junction irrespective of the signal applied to the base of said first transistor.
Claim 7
Dependent Claim
41 words
A transistor circuit according to claim 1, further including means, coupled to the collectors of said first and second transistors, for maintaining a prescribed ratio of the collector currents of said first and second transistors irrespective of the saturation currents thereof.
Claim 8
Dependent Claim
40 words
A transistor circuit according to claim 2, further including a first current source and a first resistor coupled in series, said resistor being coupled across the base and collector of said third transistor to supply thereto said prescribed bias voltage.
Claim 9
Dependent Claim
41 words
A transistor circuit according to claim 2, further including means, coupled to the collectors of said first and second transistors, for maintaining a prescribed ratio of the collector currents of said first and second transistors irrespective of the saturation currents thereof.
Claim 10
Dependent Claim
151 words
A transistor circuit according to claim 8, wherein said ratio maintaining means comprises a fourth bipolar transistor the collector of which is coupled to a second current source, a fifth bipolar transistor the emitter of which is coupled to a third current source and to the base of said fourth transistor, the collector of said fifth transistor being coupled to the emitter of said fourth transistor, and means, coupled to the collector of said fourth transistor, to the base of said fifth transistor and to said first current source, for controlling the operation of said fourth and fifth transistors and thereby the magnitude of the current supplied by said first current source so as to maintain the ratio of the collector currents of said first and second transistors in accordance with the ratio of the currents supplied by said second and third current sources to said fourth and fifth transistors, respectively.
Claim 11
Dependent Claim
64 words
A transistor circuit according to claim 9, wherein said operation controlling means comprises a sixth bipolar transistor the collector-emitter path of which is coupled in series with a second resistor and said first current source, said second resistor being coupled across the base and collector of said fifth transistor, the base of said sixth transistor being coupled to the collector of said fourth transistor.
Claim 12
Dependent Claim
19 words
A transistor circuit according to claim 10, wherein said first and second resistors have effectively the same resistance value.
Claim 13
Dependent Claim
30 words
A transistor circuit according to claim 9, wherein the electronic behavioral characteristics of said second and third transistors are the same as those of said fourth and fifth transistors, respectively.
Claim 14
Dependent Claim
47 words
A transistor circuit according to claim 9, wherein said fourth and fifth transistors are formed as part of the same integrated circuit as said second and third transistors, whereby the electronic behavioral characteristics of said fourth and fifth transistors match those of said second and third transistors.
Claim 15
Dependent Claim
31 words
A transistor circuit according to claim 10, further comprising biasing means for maintaining the collectors of said first and second transistors reverse biased relative to the collector of said third transistor.
Claim 16
Dependent Claim
214 words
An operational amplifier having a pair of input circuits coupled to each other in a symmetrical arrangement, each input circuit having an input terminal, a respective one of said input circuits comprising: first and second bipolar transistors connected in a Darlington configuration such that said first transistor has its base connected to an input terminal, its collector connected to the collector of said second transistor and its emitter connected to the base of said second transistor, the collectors of said first and second transistors and the emitter of said second transistor being coupled across a prescribed bias source; a third bipolar transistor, the emitter of which is coupled to the emitter of said first transistor, the collector of which is coupled to the emitter of said second transistor, and the base of which is coupled to receive a bias voltage; a first resistor coupled across the base and collector of said third transistor; and a first current source coupled to said first resistor so as to supply thereto a first prescribed current for controlling the voltage drop across said first resistor and thereby said bias voltage for said third transistor, said first current source including means for controlling the ratio of collector currents of first and second transistors irrespective of the saturation currents thereof.
Claim 17
Dependent Claim
214 words
An operational amplifier having a pair of input circuits coupled to each other in a symmetrical arrangement, each input circuit having an input terminal, a respective one of said input circuits comprising: first and second bipolar transistors connected in a Darlington configuration such that said first transistor has its base connected to an input terminal, its collector connected to the collector of said second transistor and its emitter connected to the base of said second transistor, the collectors of said first and second transistors and the emitter of said second transistor being coupled across a prescribed bias source; a third bipolar transistor, the emitter of which is coupled to the emitter of said first transistor, the collector of which is coupled to the emitter of said second transistor, and the base of which is coupled to receive a bias voltage; a first resistor coupled across the base and collector of said third transistor; and a first current source coupled to said first resistor so as to supply thereto a first prescribed current for controlling the voltage drop across said first resistor and thereby said bias voltage for said third transistor, said first current source including means for controlling the ratio of collector currents of first and second transistors irrespective of the saturation currents thereof.
Claim 18
Dependent Claim
66 words
An operational amplifier according to claim 15, wherein each of said first, second and third transistors is formed as a respective semiconductor device integrated within the same region of a semiconductor substrate for eliminating the storage of charge via the connection of the emitter of said first transistor and the emitter of said third transistor, irrespective of the polarity of signals applied to said input terminal.
Claim 19
Dependent Claim
151 words
An operational amplifier according to claim 15, wherein said ratio controlling means comprises a fourth bipolar transistor the collector of which is coupled to a second current source, a fifth bipolar transistor the emitter of which is coupled to a third current source and to the base of said fourth transistor, the collector of said fifth transistor being coupled to the emitter of said fourth transistor, and means, coupled to the collector of said fourth transistor, to the base of said fifth transistor and to said first current source, for controlling the operation of said fourth and fifth transistors and thereby the magnitude of the current supplied by said first current source, so as to maintain the ratio of the collector currents of said first and second transistors in accordance with the ratio of the currents supplied by said second and third current sources to said fourth and fifth transistors, respectively.
Claim 20
Dependent Claim
64 words
A transistor circuit according to claim 17, wherein said operation controlling means comprises a sixth bipolar transistor the collector-emitter path of which is coupled in series with a second resistor and said first current source, said second resistor being coupled across the base and collector of said fifth transistor, the base of said sixth transistor being coupled to the collector of said fourth transistor.
Claim 21
Dependent Claim
18 words
A transistor circuit according to claim 18, wherein said first and second resistors have the same resistance value.
Claim 22
Dependent Claim
47 words
A transistor circuit according to claim 19, wherein said fourth and fifth transistors are formed as part of the same integrated circuit as said second and third transistors, whereby the electronic behavioral characteristics of said fourth and fifth transistors match those of said second and third transistors.
Claim 23
Dependent Claim
159 words
For use with an operational amplifier having a pair of input circuits coupled to each other in a symmetrical arrangement and having respective input terminals, a respective one of said input circuits comprising first and second bipolar transistors connected in a Darlington configuration such that said first transistor has s base connected to an input terminal, its collector connected to the collector of said second transistor and its emitter connected to the base of said second transistor, and means, coupled over a connection link to the emitter of said first transistor for biasing said first transistor to minimize DC current drawn at the base thereof, a method of eliminating the storage of charge via the connection link coupling the emitter of said first transistor to said biasing means comprising the step of forming each of said first and second transistors and said biasing means within a common semiconductor region in a semiconductor substrate isolated from other device regions therein.
Claim 24
Dependent Claim
159 words
For use with an operational amplifier having a pair of input circuits coupled to each other in a symmetrical arrangement and having respective input terminals, a respective one of said input circuits comprising first and second bipolar transistors connected in a Darlington configuration such that said first transistor has s base connected to an input terminal, its collector connected to the collector of said second transistor and its emitter connected to the base of said second transistor, and means, coupled over a connection link to the emitter of said first transistor for biasing said first transistor to minimize DC current drawn at the base thereof, a method of eliminating the storage of charge via the connection link coupling the emitter of said first transistor to said biasing means comprising the step of forming each of said first and second transistors and said biasing means within a common semiconductor region in a semiconductor substrate isolated from other device regions therein.
Claim 25
Dependent Claim
36 words
A method according to claim 21, further including the step of biasing said common semiconductor region so that respective potentials of said region conform with changes in the level of a signal applied to the input.
Claim 26
Dependent Claim
83 words
A method according to claim 22, wherein said biasing means comprises a third bipolar transistor of a polarity opposite to that of said first and second transistors, the emitter of which is coupled to the emitter of said first transistor, the collector of which is coupled to the emitter of said second transistor, and the base of which is coupled to receive a bias voltage, and wherein said forming step comprises integrating said third bipolar transistor within said common region of said substrate.
Claim 27
Dependent Claim
86 words
A method according to claim 23, further comprising the step of coupling a first resistor across the base and collector of said third transistor and a first current source to said first resistor so as to supply thereto a first prescribed current for controlling the voltage drop across said first resistor and thereby the bias voltage for said third transistor, said first current source being capable of maintaining a prescribed ratio of collector currents of said first and second transistors irrespective of the saturation currents thereof
Claim 28
Dependent Claim
151 words
A method according to claim 24, wherein said first current source includes a fourth bipolar transistor the collection of which is coupled to a second current source, a fifth bipolar transistor the emitter of which is coupled to a third current source and to the base of said fourth transistor, the collector of said fifth transistor being coupled to the emitter of said fourth transistor, and a current control element, coupled to the collector of said fourth transistor, to the base of said fifth transistor and to said first current source, for controlling the operation of said fourth and fifth transistors and thereby the magnitude of the current supplied by said first current source, to maintain the ratio of the collector -currents of said first and second transistors in accordance with the ratio of the currents supplied by said second and third current sources to said fourth and fifth transistors, respectively.
Claim 29
Dependent Claim
63 words
A method according to claim 25, wherein said current control element comprises a sixth bipolar transistor the collector-emitter path of which is coupled in series with a second resistor and said first current source, said second resistor being coupled across the base and collector of said fifth transistor, the base of said sixth transistor being coupled to the collector of said fourth transistor.
Claim 30
Dependent Claim
17 words
A method according to claim 26, wherein said first and second resistors have the same resistance value.
Claim 31
Dependent Claim
46 words
A method according to claim 27, wherein said fourth and fifth transistors are formed as part of the same integrated circuit as said second and third transistors whereby the electronic behavioral characteristics of said fourth and fifth transistors match those of said second and third resistors.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-07 | 1993-02-06 | 1993-08-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-07 | 1997-02-06 | 1997-08-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-07 | 2001-02-06 | 2001-08-08 | $7700.00 | Window Closed / Lapsed |