← Back to Patent Explorer
US4851784A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase comparators

Assignee: Marconi Instruments Ltd
•
Filing: 1988-03-18
•
Granted: 1989-07-25
•
Expires: 2008-03-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase comparator accepts two streams of digital pulses, one being a reference signal and the other a test signal, and generates an output signal indicative of the phase difference. The phase comparator can be implemented as a four-state device or higher, and thus exhibits a wide phase capture range, i.e. multiples of 360°, and can provide a stable, predictable and linear output signal when the two input signals are in lock. It is therefore very suitable for use in a phase locked loop in which temporary wide variations in phase can occur.

Inventors

  • 👤 John N. Wells
  • 👤 Neil E. Thomas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 05:00
CPC Classifications
H; H03; H03D; H03D13/00; H03D13/003; H03D13/004

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 120 words
A phase comparator including means for receiving two streams of digital signals; a pair of input bistable logic means each of which is arranged to receive a respective one of said streams which is operative to influence its logic state; each input bistable means having an output which is connected to a further bistable logic means said further bistable logic means and said pair of input bistable logic means together are stable in four of its eight possible logic states, but is unstable in the other states which when adopted, reverts to one of said four stable states; and means utilising output of said logic states to provide an indication of the phase difference between said streams of digital signals.
Claim 2
Dependent Claim 120 words
A phase comparator including means for receiving two streams of digital signals; a pair of input bistable logic means each of which is arranged to receive a respective one of said streams which is operative to influence its logic state; each input bistable means having an output which is connected to a further bistable logic means said further bistable logic means and said pair of input bistable logic means together are stable in four of its eight possible logic states, but is unstable in the other states which when adopted, reverts to one of said four stable states; and means utilising output of said logic states to provide an indication of the phase difference between said streams of digital signals.
Claim 3
Dependent Claim 58 words
A phase comparator as claimed in claim 1 and wherein each input bistable logic means has an output which is gated back to an set/reset terminals of the same input bistable logic means and the further bistable logic means to which it is coupled, it being gated in combination from an output of said further bistable logic means.
Claim 4
Dependent Claim 38 words
A phase comparator as claimed in claim 1 and wherein said utilising means is arranged to generate an output analogue signal having a magnitude and polarity indicative of the phase difference of the two streams of digital signals.

References Cited (Backward Citations)

US3469198A Cited
US3610954A Cited
US4764737A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-24 1993-01-23 1993-07-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-24 1997-01-23 1997-07-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-24 2001-01-23 2001-07-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag