Abstract A semiconductor device having an input protection circuit is disclosed. The semiconductor device includes a power-on reset circuit which generates a pulse having a pulse width determined according to an input surge, applied to an input terminal when an input voltage has risen to a preset level. In response to a pulse generated by the power-on reset circuit, a CMOS inverter supplies a predetermined voltage to the base of a bipolar transistor and controls the bipolar transistor so that it clamps an input voltage supplied thereto to a voltage level lower than the withstanding voltage of the internal circuit in a period corresponding to the pulse width. Thus, the input protection circuit constituted by the bipolar transistor clamps an input voltage, supplied by the input terminal to the internal circuit, to a predetermined level. In this invention, the control circuit activates the bipolar transistor at the time the input voltage rises and keeps it active while the power-on reset circuit is generating a pulse, causing an input surge to be bypassed through the bipolar transistor, during this period of time. Thus, the input voltage can be clamped to a level lower than the withstanding voltage of the internal circuit, protecting the internal circuit, even when a surge voltage higher than the withstanding voltage is generated.
A semiconductor device with an input protection circuit comprising: an input protection circuit including a bipolar circuit constituting a clamp transistor, for clamping, to a predetermined voltage level, an input voltage from an input terminal to an internal circuit; a power-on reset circuit for generating a pulse with a pulse width determined by the time of an input surge applied to said input terminal when the input voltage has risen to a predetermined level; and a control circuit for controlling said bipolar transistor by applying a predetermined voltage to a base of said bipolar transistor, in response to a pulse from said power-on reset circuit, thus causing said bipolar transistor to clamp a voltage to said internal circuit to a voltage level lower than the breakdown voltage of said internal circuit.
Claim 2
Dependent Claim
131 words
A semiconductor device with an input protection circuit comprising: an input protection circuit including a bipolar circuit constituting a clamp transistor, for clamping, to a predetermined voltage level, an input voltage from an input terminal to an internal circuit; a power-on reset circuit for generating a pulse with a pulse width determined by the time of an input surge applied to said input terminal when the input voltage has risen to a predetermined level; and a control circuit for controlling said bipolar transistor by applying a predetermined voltage to a base of said bipolar transistor, in response to a pulse from said power-on reset circuit, thus causing said bipolar transistor to clamp a voltage to said internal circuit to a voltage level lower than the breakdown voltage of said internal circuit.
Claim 3
Dependent Claim
66 words
A semiconductor device with an input protection circuit according to claim 1, wherein said control circuit includes p and n-channel transistors which are set in opposite conduction states, in response to a pulse generated from said power-on reset circuit, and at least one other n-channel transistor which is connected in series with said n channel transistor, and whose gate and drain are connected to one another.