US4845613A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Radio frequency excitation and gradient pulse controller having plurality of channels for transmitting instruction and Rf pulse pattern data to a magnetic resonance imaging system
Assignee: GE Medical Systems Israel Ltd
•
Filing: 1988-04-11
•
Granted: 1989-07-04
•
Expires: 2008-04-11
Abstract
Abstract A pattern generator and controller arrangement operats for controlling the component parts of an MRI system. The arrangement comprises a plurality of channels including a main control channel and output channels. The arrangement receiver instructions from the system CPU which then leaves the control and outputting to the arrangement, thereby avoiding the necessity of a large expensive CPU to operate the system with versatility and speed.
Inventors
- 👤 Zvi Netter
- 👤 Menachem Bar-Lev
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 07:47
CPC Classifications
G; G01; G01R; G01R33/00; G01R33/20; G01R33/44; G01R33/48; G01R33/54; G01R33/28; G01R33/32; G01R33/36; G01R33/3607
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
237 words
A radio frequency (RF) excitation and gradient pulse controller for magnetic resonance imaging (MRI) systems for controlling components of said MRI system including magnets, excitation and detection units; said controller operated responsive to operating data including instructions, timing information and RF pulse pattern data received from a central processing unit (CPU) while said CPU is connected to said controller, said controller comprising; (a) a plurality of channels; (b) said plurality of channels including a main channel and a plurality of output channels; (c) said controller having a scan cycle controlled by timing information received from said CPU and commencing at the end of the receipt of said instructions and timing information by said main channel and said RF pattern data by at least some of said plurality of output channels; (d) said main channel and each of said plurality of output channels comprising memory means for retaining said operating data received from said CPU; (e) said main channel comprising means for transmitting instructions and timing information for controlling the output of the RF pulse pattern data from said at least some of said output channels responsive to said instructions and timing information received from said CPU; and (f) each of said plurality of output channels including means for controlling said excitation and detection units of the MRI system with said RF pulse pattern data responsive to the receipt of instructions and timing information from said main channel.
Claim 2
Dependent Claim
237 words
A radio frequency (RF) excitation and gradient pulse controller for magnetic resonance imaging (MRI) systems for controlling components of said MRI system including magnets, excitation and detection units; said controller operated responsive to operating data including instructions, timing information and RF pulse pattern data received from a central processing unit (CPU) while said CPU is connected to said controller, said controller comprising; (a) a plurality of channels; (b) said plurality of channels including a main channel and a plurality of output channels; (c) said controller having a scan cycle controlled by timing information received from said CPU and commencing at the end of the receipt of said instructions and timing information by said main channel and said RF pattern data by at least some of said plurality of output channels; (d) said main channel and each of said plurality of output channels comprising memory means for retaining said operating data received from said CPU; (e) said main channel comprising means for transmitting instructions and timing information for controlling the output of the RF pulse pattern data from said at least some of said output channels responsive to said instructions and timing information received from said CPU; and (f) each of said plurality of output channels including means for controlling said excitation and detection units of the MRI system with said RF pulse pattern data responsive to the receipt of instructions and timing information from said main channel.
Claim 3
Dependent Claim
132 words
The controller of claim 1 wherein each of said output channels include input data control means for controlling the input of the instructions and timing information from said main channel and the input of said RF pulse pattern data from said CPU to said at least some of said output channels, said controller further comprising: (a) output register means in each of said output channels for controlling the output of the data from said memory means of each of said output channels responsive to said instructions received from said main channel; and (b) timing logic means in each of said output channels for supplying said memory means, input data control means and output register means of each of said output channels with timing signals responsive to timing information from said main channel.
Claim 4
Dependent Claim
189 words
The controller of claim 1 wherein bus means are provided for transferring data from said CPU to said main channel and to said output channels, said controller further including: (a) means for transferring scan sequence cycle control from said CPU to said main channel after receipt of said operating data from the CPU; (b) MRI system RF coil and gradient coil means for utilizing said operating data to cause said MRI system to perform a scan sequence cycle while control of the scan sequence cycle is in said main channel after control has been transferred from said CPU to said main channel; and (c) means responsive to the end of said scan sequence cycle for returning scan sequence cycle control to said CPU from said main channel and for enabling the transfer of more operating data to said main channel and said output channels from said CPU, whereby the scan sequence cycle is accomplished while the CPU is not operatively connected to the main channel or the output channels and wherein said scan sequence cycle is defined by the timing information transferred from said CPU to said main channel.
Claim 5
Dependent Claim
102 words
The controller of claim 3 wherein said main channel comprises means for providing said instructions and timing information from said main channel to said output channels, said instructions and timing information to being divided into a timer field for timing information, a data field for instructions for selecting starting addresses in selected output channels to output pattern data, a data run field for instructions for selecting either a "run" or a "standby" condition for said selected output channels and an address and control field for instructions for selecting the output channels to activate for controlling desired ones of said MRI system components.
Claim 6
Dependent Claim
54 words
The controller of claim 4 wherein said main channel includes means for selectively transferring said instructions for selecting starting addresses into said memory means of said at least some of said plurality of output channels responsive to instructions and timing information received from said CPU through timing and control means in said main channel.
Claim 7
Dependent Claim
52 words
The controller of claim 5 wherein indirect address generating means are provided in said main channel to supply indirect address data, and said indirect address data generating means comprising means for automatically repeating the output portion of the address data for use in locating operating data in said main channel memory means.
Claim 8
Dependent Claim
51 words
The controller of claim 6 wherein said main channel comprises loop counter means for causing previously outputted data to be automatically repeated when said previously outputted data is again required, said loop counter means operated responsive to instructions received from said and stored in an instruction register in said main channel.
Claim 9
Dependent Claim
72 words
The controller of claim 7 wherein the memory means of said output channels comprise: (a) output channel memory address register means for supplying the starting address of an RF pulse pattern outputted by said output channel responsive to said RF pulse pattern data; and (b) scalar means for receiving data from said main channel and for defining the starting address of the data output from said memory means of said output channels.
References Cited (Backward Citations)
US4145736A
Cited
US4205375A
Cited
US4674046A
Cited
US4546429A
Cited
US4739268A
Cited
US4737717A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-03 | 1993-01-02 | 1993-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-03 | 1997-01-02 | 1997-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-03 | 2001-01-02 | 2001-07-04 | $7700.00 | Window Closed / Lapsed |