← Back to Patent Explorer
US4845382A Expired / Lapsed US ⏱️ 0.0 years remaining

Sampling and holding circuit for signal having low sampling residual component, especially for the dual sampling of a correlated signal given by a charge-transfer device

Assignee: Thales SA
•
Filing: 1988-10-03
•
Granted: 1989-07-04
•
Expires: 2008-10-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The circuit comprises a first sampling/holding circuit, to the input of which is applied the signal to be sampled, a second sampling/holding circuit identical to the first sampling circuit, to the input of which is applied a level of direct electrical voltage, and a differential amplifier coupled by a first input to the output of the first sampling/holding circuit and by a second input to the output of the second sampling/holding circuit. The first and second sampling/holding circuits are controlled with the same control pulses so that the sampled signal given at the output of the differential amplifier is a pure signal rid of the interference sampling signals given by the first sampling/holding circuit.

Inventors

  • 👤 Jean Y. Eouzan
  • 👤 Jean C. Heurtaux

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:30
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024; G11C27/026; H; H04; H04N; H04N25/00; H04N25/60; H04N25/616

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 180 words
Sampling and holding circuit, for the dual sampling of a correlated video signal of the type having three juxtaposed time intervals for transmitting a dark level, luminance signal and initializing pulse, said video signal being supplied by a charge voltage converter stage of a charge-transfer device, comprising a first sampling/holding circuit, a second sampling/holding circuit identical to the first sampling circuit, and third sampling/holding circuit, both said first and second sampling/holding circuits being respectively coupled by their outputs to a first and a second input of a subtracting circuit, wherein said video signals given by the charge-transfer device are applied, on the one hand, directly to the input of the first and third sampling/holding circuits and, on the other hand, to the input of the second sampling/holding circuit through said third sampling/holding circuit, and wherein the first and second sampling/holding circuits are controlled simultaneously during those periods when the luminance signal of the video signal appears, the third sampling/holding circuit being controlled during dark periods of said video signal, for aligning the dark level for each sampling of luminance properly.
Claim 2
Dependent Claim 180 words
Sampling and holding circuit, for the dual sampling of a correlated video signal of the type having three juxtaposed time intervals for transmitting a dark level, luminance signal and initializing pulse, said video signal being supplied by a charge voltage converter stage of a charge-transfer device, comprising a first sampling/holding circuit, a second sampling/holding circuit identical to the first sampling circuit, and third sampling/holding circuit, both said first and second sampling/holding circuits being respectively coupled by their outputs to a first and a second input of a subtracting circuit, wherein said video signals given by the charge-transfer device are applied, on the one hand, directly to the input of the first and third sampling/holding circuits and, on the other hand, to the input of the second sampling/holding circuit through said third sampling/holding circuit, and wherein the first and second sampling/holding circuits are controlled simultaneously during those periods when the luminance signal of the video signal appears, the third sampling/holding circuit being controlled during dark periods of said video signal, for aligning the dark level for each sampling of luminance properly.

References Cited (Backward Citations)

US3851260A Cited
US3965368A Cited
FR2361773A1 Cited
DE2704483A1 Cited
US4283742A Cited
US4287441A Cited
JPS6072490A Cited
JPS60186186A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-03 1993-01-02 1993-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-03 1997-01-02 1997-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-03 2001-01-02 2001-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag