Patent JPS56133733A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4841353A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor devices for microwave oscillator elements

Assignee: NEC Corp
•
Filing: 1987-11-24
•
Granted: 1989-06-20
•
Expires: 2007-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor device for a microwave oscillating element having an FET transistor chip and a package encapsulating the chip therein. In order to avoid any affection of the external circuit to the input impedance of the transistor device and to make the phase rotation low at a frequency band higher than the X band, a conductor element is provided within the package to connect the drain electrode of the chip and a corresponding terminal of the package. The conductor element has an inductance to provide a sufficient high impedance at the intended frequency band. The conductor element is supported on an insulator plate fixedly mounted within the package.

Inventors

  • 👤 Kenzo Wada
  • 👤 Eiji Nagata

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 11:44
CPC Classifications
H; H10; H10W; H10W44/00; H10W44/20; H10W44/226; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W72/00; H10W72/50; H10W72/541; H10W72/5445; H10W72/5453; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 218 words
In a transistor device for use in oscillating an electric signal at a frequency comprising a transistor chip having three electrodes and a package having three terminals corresponding to the three electrodes, said transistor chip being encapsulated within said package, a control electrode of the three electrodes of said transistor chip being connected to a first of the three terminals by a bonding wire within said package, an output electrode of the three electrodes being coupled with a second of three terminals, the transistor device having an input impedance reviewed from the first terminal as an input terminal at said frequency, the improvement which comprises an insulator plate means fixedly mounted adjacent said transistor chip within said package, and a conductor element supported on said insulator plate means and having opposite ends which are connected to said output electrode and said second terminal of said package, respectively, to connect said output electrode and said second terminal, said conductor element having substantially higher inductance in comparison with that of the bonding wire connected between said control electrode and said first terminal so that said input impedance of said transistor device has a negative resistance characteristic with a reduced phase rotation at said frequency which has no relation to an external circuit connected to said second terminal of the package.
Claim 2
Dependent Claim 218 words
In a transistor device for use in oscillating an electric signal at a frequency comprising a transistor chip having three electrodes and a package having three terminals corresponding to the three electrodes, said transistor chip being encapsulated within said package, a control electrode of the three electrodes of said transistor chip being connected to a first of the three terminals by a bonding wire within said package, an output electrode of the three electrodes being coupled with a second of three terminals, the transistor device having an input impedance reviewed from the first terminal as an input terminal at said frequency, the improvement which comprises an insulator plate means fixedly mounted adjacent said transistor chip within said package, and a conductor element supported on said insulator plate means and having opposite ends which are connected to said output electrode and said second terminal of said package, respectively, to connect said output electrode and said second terminal, said conductor element having substantially higher inductance in comparison with that of the bonding wire connected between said control electrode and said first terminal so that said input impedance of said transistor device has a negative resistance characteristic with a reduced phase rotation at said frequency which has no relation to an external circuit connected to said second terminal of the package.
Claim 3
Dependent Claim 44 words
The transistor device as claimed in claim 1, wherein said conductor element is a wire, and said insulator plate means is provided with a plurality of conductive pads formed thereon, said wire being bonded at a plurality of positions thereof to said conductive pads.
Claim 4
Dependent Claim 20 words
The transistor device as claimed in claim 2, wherein said insulator plate means comprises a plurality of separate plate sections.
Claim 5
Dependent Claim 22 words
The transistor device as claimed in claim 1, wherein said conductor element is a micro-strip line formed on said insulator plate means.
Claim 6
Dependent Claim 34 words
The transistor device as claimed in claim 1, wherein said transistor chip is a gallium-arsenide Schottky-barrier gate field-effect transistor chip, said control electrode being a gate electrode, said output electrode being a drain electrode.
Claim 7
Dependent Claim 47 words
The transistor device as claimed in claim 5, wherein said package has a metal bottom plate as a ground terminal, said transistor chip being mounted on said metal bottom plate so that a source electrode of said transistor chip is directly connected to said metal bottom plate.
Claim 8
Dependent Claim 29 words
The transistor device as claimed in claim 5, wherein said frequency is higher than the X band which is a radio frequency band extending from 5,200 to 10,900 MHz.
Claim 9
Dependent Claim 22 words
The transistor device as claimed in claim 7, wherein said conductor element is selected to have an inductance of about 4-5 nH.

References Cited (Backward Citations)

US3969752A Cited
US4353047A Cited
JPS55151372A Cited
JPS56155575A Cited
JPS5724101A Cited
JPS57115852A Cited
US4630003A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-06-19 1992-12-19 1993-06-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-06-19 1996-12-19 1997-06-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-06-19 2000-12-19 2001-06-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag