US4837763A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiplexer for multiplexing insertion codes and a digital data signal train
Assignee: NEC Corp
•
Filing: 1987-07-20
•
Granted: 1989-06-06
•
Expires: 2007-07-20
Abstract
Abstract A multiplexer includes first and second frequency dividers and first and second selectors. The first frequency divider receives a clock signal which determines a multiplexing time slot and outputs a first signal every M (M≧2) time slots. The second frequency divider receives the first signal from said first frequency divider and outputs N (N≧1) second signals having different phases. The first selector converts N insertion codes such as a frame synchronization code and a service code into one code signal train on the basis of the second signals. The second selector receives a digital data signal train having an alternate repetition of a digital data signal using (M-1) continuous time slots and a gap of one time slot and inserts the insertion codes of the code signal train on the basis of the first signal.
Inventors
- 👤 Katsuhiro Sasaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 05:53
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/04; H04J3/047
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
179 words
A multiplexer for multiplexing N insertion codes and a digital data signal train having an alternate repetition of a digital data signal using (M-1) continuous time slots and a gap of one time slot, each of N and M being an integer and equal to or greater than 2, said multiplexer comprising: a first frequency divider for receiving a clock signal which determines a multiplexing time slot and for frequency dividing said clock signal to produce a first signal having a period of M time slots; a second frequency divider for receiving and frequency dividing said first signal to produce N second signals whose phases are different from each other; first selector means for converting said N insertion codes into one code signal train on the basis of said second signals; and second selector means for receiving said one code signal train of N insertion codes and said digital data signal train and for inserting said N insertion codes of said one code signal train into said gap of one time slot one the basis of said first signal.
Claim 2
Dependent Claim
179 words
A multiplexer for multiplexing N insertion codes and a digital data signal train having an alternate repetition of a digital data signal using (M-1) continuous time slots and a gap of one time slot, each of N and M being an integer and equal to or greater than 2, said multiplexer comprising: a first frequency divider for receiving a clock signal which determines a multiplexing time slot and for frequency dividing said clock signal to produce a first signal having a period of M time slots; a second frequency divider for receiving and frequency dividing said first signal to produce N second signals whose phases are different from each other; first selector means for converting said N insertion codes into one code signal train on the basis of said second signals; and second selector means for receiving said one code signal train of N insertion codes and said digital data signal train and for inserting said N insertion codes of said one code signal train into said gap of one time slot one the basis of said first signal.
Claim 3
Dependent Claim
71 words
A multiplexer according to claim 1, wherein said first frequency dividing means provides an inverted signal of said first signal, and wherein said second selector means receives said first signal and said inverted signal, selects and outputs the output of said first selector means when said first signal is set at logic "1" and selects and outputs said digital data signal train when said inverted signal is set at logic "1".
Claim 4
Dependent Claim
110 words
A multiplexer according to claim 2, wherein said first selector means comprises N 2-input AND circuits for receiving N pairs of said second signals and said insertion code signals and a multistage logic circuit for coupling the outputs of said AND circuits, and is operated at 1/(N×M) of the frequency of said digital data signal, and said second selector means comprises a first AND gate for receiving said first signal and the output of said first selector means, a second AND gate for receiving said inverted signal of said first signal and said digital data signal, and an OR circuit for receiving outputs from said first and second AND circuits
Claim 5
Dependent Claim
19 words
A multiplexer according to claim 1, wherein said insertion code includes a frame synchronization code and a service code.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-06-05 | 1992-12-05 | 1993-06-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-06-05 | 1996-12-05 | 1997-06-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-06-05 | 2000-12-05 | 2001-06-06 | $7700.00 | Window Closed / Lapsed |