Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
193 words
A circuit arrangement for use in a virtual machine which comprises a main memory connected to an input/output device, and a plurality of execution processing units and which is operable in accordance with a plurality of operating systems, said circuit arrangement being responsive to an interrupt request which indicates an interrupt processing operation to be carried out in a preselected one of said execution processing units, wherein the circuit arrangement comprises: first means included in said input/output device for supplying said interrupt request simultaneously to each of said execution processing units so that only a receivable one of said execution processing units responds to said interrupt request; and second means included in each of said execution processing units and coupled to said main memory and interruption reception circuit of the other execution processing unit, said second means of said receivable processing unit cooperating with a control program in said main memory for generating an interrupt start signal for directly starting said interrupt processing operation in said preselected one of the execution processing units when said receivable one o the execution processing units is different from said preselected one of the execution processing units.
Claim 2
Dependent Claim
193 words
A circuit arrangement for use in a virtual machine which comprises a main memory connected to an input/output device, and a plurality of execution processing units and which is operable in accordance with a plurality of operating systems, said circuit arrangement being responsive to an interrupt request which indicates an interrupt processing operation to be carried out in a preselected one of said execution processing units, wherein the circuit arrangement comprises: first means included in said input/output device for supplying said interrupt request simultaneously to each of said execution processing units so that only a receivable one of said execution processing units responds to said interrupt request; and second means included in each of said execution processing units and coupled to said main memory and interruption reception circuit of the other execution processing unit, said second means of said receivable processing unit cooperating with a control program in said main memory for generating an interrupt start signal for directly starting said interrupt processing operation in said preselected one of the execution processing units when said receivable one o the execution processing units is different from said preselected one of the execution processing units.
Claim 3
Dependent Claim
107 words
A circuit arrangement as claimed in claim 1, further comprising: third means included in said input/output means for producing interrupt information related to said interrupt request; said circuit arrangement comprising, in said main memory: a first retaining area for storing said interrupt information as a first interrupt information signal on production of said interrupt request; and a second retaining area coupled to said plurality of the execution processing units for storing said interrupt information as a second interrupt information signal through said receivable one of the execution processing units so as to transmit said second interrupt information signal to said preselected one of the execution processing units.
Claim 4
Dependent Claim
59 words
A circuit arrangement as claimed in claim 2, further comprising, in each of said execution processing units: readout means for selectively reading said first and said second interrupt information signals out of said first and said second retaining areas, respectively; and write-in means for writing the interrupt information into said second retaining area as said second interrupt information signal.
Claim 5
Independent Claim
182 words
A method of carrying out an interrupt processing operation in a virtual machine which comprises a main memory connected to an input/output device, and a plurality of execution processing units and which is operable in accordance with a plurality of operating systems, said interrupt processing operation to be carried out in a preselected one of said execution processing units in response to an interrupt request, wherein the method comprises the steps of: supplying said interrupt request from said input/output device simultaneously to each of said execution processing units so that only a receivable one of said execution processing units responds to said interrupt request; in cooperation with a control program in said main memory, generating in said receivable one of said execution processing units an interrupt start signal; transmitting said interrupt start signal directly to an interrupt reception circuit of said preselected one of said execution processing units without utilizing said input/output device; and starting said interrupt processing operation in said preselected one of the execution processing by said preselected one of said execution processing units responding to said interrupt start signal.
Claim 6
Independent Claim
182 words
A method of carrying out an interrupt processing operation in a virtual machine which comprises a main memory connected to an input/output device, and a plurality of execution processing units and which is operable in accordance with a plurality of operating systems, said interrupt processing operation to be carried out in a preselected one of said execution processing units in response to an interrupt request, wherein the method comprises the steps of: supplying said interrupt request from said input/output device simultaneously to each of said execution processing units so that only a receivable one of said execution processing units responds to said interrupt request; in cooperation with a control program in said main memory, generating in said receivable one of said execution processing units an interrupt start signal; transmitting said interrupt start signal directly to an interrupt reception circuit of said preselected one of said execution processing units without utilizing said input/output device; and starting said interrupt processing operation in said preselected one of the execution processing by said preselected one of said execution processing units responding to said interrupt start signal.