US4835649A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-latching current limiter
Assignee: RTX Corp
•
Filing: 1987-12-14
•
Granted: 1989-05-30
•
Expires: 2007-12-14
Abstract
Abstract A resettable current limiter is started using an externally generated reset signal, latches on and continues conducting until an overload current is sensed, at which time the limiter shuts off load current. An FET is used both as a series pass element anda load current sensing element. A comparator senses the source of drain voltage drop across the FET and provides a shutdown signal to the FET's gate upon sensing an overload. The limiter may also comprise a solid state switch for positively shutting off the FET using an externally generated off signal. The reset signal reponse circuitry may be set up to be edge triggered to protect against an external short. The reset signal may be a level change or may be a periodic signal. A zener diode may be used for both protecting the FET against excessive voltages and against current surges.
Inventors
- 👤 David C. Salerno
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 14:28
CPC Classifications
H; H02; H02H; H02H3/00; H02H3/08; H02H3/087; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/565; G05F1/569; G05F1/573
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
356 words
A self-latching current limiter which limits load current delivered from an input source voltage referenced to a common node to a load referenced to said common node, comprising: a field effect transistor having a gate and a pair of electrodes including a source and a drain, one of said electrodes connected to said source voltage and the other of said electrodes connected to said load; a transistor pair connected in common electrode configuration, each having a control electrode, a first one of said pair connected between said common node and said gate to conduct current from said common node to said gate, and a second one connected between said common node and said source voltage; a pair of voltage dividers, each having a junction at which the voltage is a fraction of the voltage across the whole voltage divider, a first one of said voltage dividers connected between said load and said common node and a second one of said voltage dividers connected between said source voltage and said common node, the control electrode of said first transistor being responsive to the voltage at the junction of said first voltage divider and the control electrode of said second transistor being responsive to the voltage at the junction of said second voltage divider, said voltage dividers being adjusted in a manner to cause said first transistor to conduct and said second transistor to not conduct in response to the voltage at said load when said field effect transistor is conducting current in a normal manner to said load, and to cause said first transistor to become nonconductive and said second transistor to become conductive in response to voltage at said load being of a value indicative of a current flow through said field effect transistor greater than a predetermined permissible magnitude; a resistor between said source and said gate responsive to current flow through said first transistor to develop a source-to-gate voltage sufficient to cause said field effect transistor to conduct normally; and reset means for selectively causing current flow in said resistor to develop a source-to-gate-voltage to initialize normal current flow in said field effect transistor.
Claim 2
Dependent Claim
356 words
A self-latching current limiter which limits load current delivered from an input source voltage referenced to a common node to a load referenced to said common node, comprising: a field effect transistor having a gate and a pair of electrodes including a source and a drain, one of said electrodes connected to said source voltage and the other of said electrodes connected to said load; a transistor pair connected in common electrode configuration, each having a control electrode, a first one of said pair connected between said common node and said gate to conduct current from said common node to said gate, and a second one connected between said common node and said source voltage; a pair of voltage dividers, each having a junction at which the voltage is a fraction of the voltage across the whole voltage divider, a first one of said voltage dividers connected between said load and said common node and a second one of said voltage dividers connected between said source voltage and said common node, the control electrode of said first transistor being responsive to the voltage at the junction of said first voltage divider and the control electrode of said second transistor being responsive to the voltage at the junction of said second voltage divider, said voltage dividers being adjusted in a manner to cause said first transistor to conduct and said second transistor to not conduct in response to the voltage at said load when said field effect transistor is conducting current in a normal manner to said load, and to cause said first transistor to become nonconductive and said second transistor to become conductive in response to voltage at said load being of a value indicative of a current flow through said field effect transistor greater than a predetermined permissible magnitude; a resistor between said source and said gate responsive to current flow through said first transistor to develop a source-to-gate voltage sufficient to cause said field effect transistor to conduct normally; and reset means for selectively causing current flow in said resistor to develop a source-to-gate-voltage to initialize normal current flow in said field effect transistor.
Claim 3
Dependent Claim
30 words
The current limiter according to claim 1 wherein said reset means comprises means for connecting said gate to said reference node through a capacitor which is shunted by a resistor.
Claim 4
Dependent Claim
22 words
The current limiter according to claim 1 wherein said reset means comprises means for causing said current flow in said resistor periodically.
Claim 5
Dependent Claim
39 words
The current limiter according to claim 1 further comprising shutoff means for selectively connecting the control electrode of said first transistor to said reference node, whereby to cause it, and in turn said field effect transistor, to cease conducting.
References Cited (Backward Citations)
US3399338A
Cited
US3697861A
Cited
US3754182A
Cited
US4017789A
Cited
US4174535A
Cited
US4438473A
Cited
US4593338A
Cited
US4575673A
Cited
WO1986005926A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-29 | 1992-11-28 | 1993-05-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-29 | 1996-11-28 | 1997-05-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-29 | 2000-11-28 | 2001-05-30 | $7700.00 | Window Closed / Lapsed |