Patent US3429025A successfully refreshed from Google Patents.
US4835486A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Isolation amplifier with precise timing of signals coupled across isolation barrier
Assignee: Texas Instruments Tucson Corp
•
Filing: 1988-05-10
•
Granted: 1989-05-30
•
Expires: 2008-05-10
Abstract
Abstract A low cost, high frequency isolation amplifier includes a first voltage-to-frequency converter producing a first pair of complementary pulses in response to an analog input signal and applying them to a pair of low capacitance capacitors constituting the isolation barrier. The isolation barrier differentiates edges of the first pair of pulse signals and applies the resulting signals to inputs of a sense amplifier including a differential amplifier, a pair of comparators, and a flip-flop to precisely reconstruct the first pair of complementary pulse signals, which then are fed into a decoder circuit including a phase locked loop. The phase locked loop includes a phase detector receiving the reconstructed pair of complementary pulse signals and a second pair of complementary pulse signals produced by a second voltage-to-frequency converter. The output of the phase detector is integrated by a filter circuit, the output of which produces a voltage that represents the analog input signal and causes the output of the second voltage-to-frequency converter to be synchronized with the second pair of complementary pulse signals when the analog output signal matches the analog input signal.
Inventors
- 👤 Thomas A. Somerville
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 07:09
CPC Classifications
H; H03; H03H; H03H11/00; H03H11/02; H03H11/04; H03H11/12; H03H11/1213; H03F; H03F3/00; H03F3/38; H03G; H03G11/00; H03G11/002; H03H11/126; H03K; H03K5/00; H03K5/22; H03K5/26
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
201 words
A digital isolation circuit comprising in combination: (a) first means for producing a first pulse signal and a second pulse signal that is the logical complement of the first pulse signal; (b) first and second isolation barrier means for coupling a portion of each of the first and second pulse signals, respectively, from the first means to a first terminal and a second terminal; (c) means for differentiating the first and second pulse signals as they are coupled across the first and second isolation barrier means, respectively, to produce differentiated third and fourth pulse signals each having certain edges with times of occurrence corresponding precisely to times of occurrence of the certain edges of the first pulse signal; (d) means for amplifying the third and fourth pulse signals to produce a differential signal; (e) first and second comparators; and (f) means for applying the differential signal to inputs of the first and second comparators to cause the first and second comparators to sense relative positive and negative excursions of the differential signal, and thereby cause the first and second comparators to switch at times precisely corresponding to times of occurrence of leading and trailing edges, respectively, of the first pulse signal.
Claim 2
Dependent Claim
201 words
A digital isolation circuit comprising in combination: (a) first means for producing a first pulse signal and a second pulse signal that is the logical complement of the first pulse signal; (b) first and second isolation barrier means for coupling a portion of each of the first and second pulse signals, respectively, from the first means to a first terminal and a second terminal; (c) means for differentiating the first and second pulse signals as they are coupled across the first and second isolation barrier means, respectively, to produce differentiated third and fourth pulse signals each having certain edges with times of occurrence corresponding precisely to times of occurrence of the certain edges of the first pulse signal; (d) means for amplifying the third and fourth pulse signals to produce a differential signal; (e) first and second comparators; and (f) means for applying the differential signal to inputs of the first and second comparators to cause the first and second comparators to sense relative positive and negative excursions of the differential signal, and thereby cause the first and second comparators to switch at times precisely corresponding to times of occurrence of leading and trailing edges, respectively, of the first pulse signal.
Claim 3
Dependent Claim
48 words
The digital isolation circuit of claim 1 wherein the differentiating means includes first and second input impendences, the first input impedance being matched to the second input impedence, and wherein the first and second isolation barrier means have equal impedances, whereby high frequency common mode rejection is improved.
Claim 4
Dependent Claim
102 words
The digital isolation circuit of claim 2 wherein the first and second isolation barrier means include first and second capacitors, the first capacitor being connected between the first terminal and a third terminal, the second capacitor being connected between the second terminal and a fourth terminal, the first and second impedances including first and second resistors, respectively, the differentiating means including the first and second isolation barrier means and the first and second resistors, the first resistor being connected between the first terminal and a reference voltage conductor, the second resistor being connected between the second terminal and a reference voltage conductor.
Claim 5
Dependent Claim
97 words
The digital isolation circuit of claim 3 wherein the first and second comparators each have a reference input connected to relatively positive and negative reference threshold voltages, respectively, the digital isolation circuit including a differential amplifier having a pair of inputs connected, respectively, to the first and second terminals and an output connected to another input of each of the first and second comparators, and means for producing an output pulse signal and including a flip-flop having input connected to outputs of the first and second comparators, one output of the flip-flop producing the output pulse signal.
Claim 6
Dependent Claim
23 words
The digital isolation circuit of claim 3 wherein the first and second capacitors each have a capacitance of less than approximately 3 picofarads.
Claim 7
Dependent Claim
16 words
The digital isolation circuit of claim 5 wherein the first and second capacitors are fringe capacitors.
Claim 8
Dependent Claim
20 words
The digital isolation circuit of claim 6 wherein a breakdown voltage of the first and second capacitors exceeds 1500 volts.
Claim 9
Dependent Claim
40 words
The digital isolation circuit of claim 2 wherein the differentiating means produces voltage spikes on the first and second terminals, which voltage spikes are very short compared to the interval between successive pulses of the first and fourth pulse signals.
Claim 10
Dependent Claim
84 words
The digital isolation circuit of claim 8 wherein the spikes of the first and fourth pulse signals decay to a zero reference level substantially by the occurrence of the next edge of either said first pulse signal or said four signal, whereby the same relative level of each spike is sensed by the first and second comparators, thereby causing the first and second comparators to switch at times corresponding precisely to the times of occurrence of the certain edges of the first pulse signal.
Claim 11
Independent Claim
153 words
A method of operating a digital isolation circuit comprising the steps of: (a) producing a first pulse signal and a second pulse signal that is the logical complement of the first pulse signal: (b) coupling a portion of each of the first and second pulse signals across an isolation barrier; (c) differentiating the first and second pulse signals as they are coupled across the isolation barrier to produce differentiated third and fourth pulse signals each having certain edges corresponding precisely to times of occurrence of the certain edges of the first pulse signal; (d) amplifying the third and fourth pulse signals to produce a differential signal; and (e) applying the differential signal to inputs of first and second comparators that sense relative positive and negative excursions of the differential signal, causing the first and second comparators to switch at times precisely corresponding to the leading and trailing edges of the first pulse signal.
Claim 12
Independent Claim
153 words
A method of operating a digital isolation circuit comprising the steps of: (a) producing a first pulse signal and a second pulse signal that is the logical complement of the first pulse signal: (b) coupling a portion of each of the first and second pulse signals across an isolation barrier; (c) differentiating the first and second pulse signals as they are coupled across the isolation barrier to produce differentiated third and fourth pulse signals each having certain edges corresponding precisely to times of occurrence of the certain edges of the first pulse signal; (d) amplifying the third and fourth pulse signals to produce a differential signal; and (e) applying the differential signal to inputs of first and second comparators that sense relative positive and negative excursions of the differential signal, causing the first and second comparators to switch at times precisely corresponding to the leading and trailing edges of the first pulse signal.
References Cited (Backward Citations)
SU309446A1
Cited
US3168704A
Cited
US3264569A
Cited
US3437943A
Cited
US3537022A
Cited
DE2114940A1
Cited
US3714540A
Cited
SU801227A1
Cited
US4178556A
Cited
US4117411A
Cited
US4193028A
Cited
US4292595A
Cited
US4249135A
Cited
SU1048485A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-29 | 1992-11-28 | 1993-05-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-29 | 1996-11-28 | 1997-05-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-29 | 2000-11-28 | 2001-05-30 | $7700.00 | Window Closed / Lapsed |