← Back to Patent Explorer
US4833467A Expired / Lapsed US ⏱️ 0.0 years remaining

Data transmission system

Assignee: Mitsubishi Electric Corp
•
Filing: 1987-02-26
•
Granted: 1989-05-23
•
Expires: 2007-02-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a digital data transmission system, a transmitting device converts the data to be transmitted into a series of bits, in the form of data pulses. Each data pulse is positioned between successive synchronous pulses having a fixed time period, and each bit is represented by the time length between a data pulse and a preceding synchronous pulse or a succeeding synchronous pulse. The transmitting device transmits the series of the data pulses and the synchronous pulses. A receiving device receives the series of the data pulses and the synchronous pulses and decodes the same to read the data.

Inventors

  • 👤 Hiroshi Kobayashi
  • 👤 Shinji Suda
  • 👤 Katsunobu Hongo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 18:31
CPC Classifications
G; G08; G08C; G08C19/00; G08C19/16; G08C19/28

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 99 words
A digital data transmission system comprising a transmitting device for converting the data to be transmitted into a series of bits, each bit being in the form of a data pulse positioned between successive regularly occurring synchronous pulses, each bit being defined by a time length between a data pulse and any of a preceding synchronous pulse and a succeeding synchronous pulse, and for transmitting the series of the data pulses and the synchronous pulses, and a receiving device for receiving the series of the data pulses and the synchronous pulses and decoding the same to read the data.
Claim 2
Dependent Claim 99 words
A digital data transmission system comprising a transmitting device for converting the data to be transmitted into a series of bits, each bit being in the form of a data pulse positioned between successive regularly occurring synchronous pulses, each bit being defined by a time length between a data pulse and any of a preceding synchronous pulse and a succeeding synchronous pulse, and for transmitting the series of the data pulses and the synchronous pulses, and a receiving device for receiving the series of the data pulses and the synchronous pulses and decoding the same to read the data.
Claim 3
Dependent Claim 21 words
A system according to claim 1, wherein the pulsewidth of the data pulses differs from the pulsewidth of the synchronous pulses.
Claim 4
Dependent Claim 28 words
A system according to claim 1, wherein the time length between each of the data bits and the immediately preceding synchronous pulse represents the binary "0" or "1".
Claim 5
Dependent Claim 27 words
A system according to claim 1, wherein the said time length may have either a first value or a second value to represent binary "0" or "1".
Claim 6
Dependent Claim 119 words
A digital control system having a remote controller and a controlled equipment to be controlled in accordance with a signal transmitted from the remote controller, said remote controller converting the control instruction into a series of bits, each bit being in the form of a data pulse positioned between successive regularly occurring synchronous pulses, each bit being defined by a time length between a data pulse and any of a preceding synchronous pulse and a succeeding synchronous pulse, and transmitting the series of the data pulses and the synchronous pulses, and the controlled equipment receiving the series of the data pulses and the synchronous pulses and decoding the same to read the data, and using the data for control.
Claim 7
Dependent Claim 119 words
A digital control system having a remote controller and a controlled equipment to be controlled in accordance with a signal transmitted from the remote controller, said remote controller converting the control instruction into a series of bits, each bit being in the form of a data pulse positioned between successive regularly occurring synchronous pulses, each bit being defined by a time length between a data pulse and any of a preceding synchronous pulse and a succeeding synchronous pulse, and transmitting the series of the data pulses and the synchronous pulses, and the controlled equipment receiving the series of the data pulses and the synchronous pulses and decoding the same to read the data, and using the data for control.

References Cited (Backward Citations)

US3753221A Cited
US4232297A Cited
JPS5630392A Cited
US4412218A Cited
US4558316A Cited
US4482947A Cited
US4514732A Cited
US4703324A Cited
JPS60227547A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-22 1992-11-21 1993-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-22 1996-11-21 1997-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-22 2000-11-21 2001-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag