US4833344A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low voltage bias circuit
Assignee: Plessey Semiconductors Ltd
•
Filing: 1987-02-05
•
Granted: 1989-05-23
•
Expires: 2007-02-05
Abstract
Abstract A bias circuit (FIG. 5) of the type comprising a bias transistor (T1) having a pair of resistors (R1, R2) in its collector path, the junction of these two resistors (R1 and R2) being connected to the transistor base. The base of a drive transistor (T2), of like polarity type, is connected to the collector of the bias transistor (T1), this serving as current source or sink. To provide and increase extended operation, operation at supply voltages lower than usual and current regulation from low supply voltage (0.9V) to much high voltage, this circuit is modified by the provision of a third resistor (R3) in the collector path and a diode shunt (T3) between the base of the drive transistor T2 and the junction of the third and first resistors (R3 and R1). The polarity inverse of this modified circuit is also effective and may be combined, in cascade or in ring feedback loop configuration, with the aforementioned modified circuit. These latter combinations serve to provide yet higher order current regulation.
Inventors
- 👤 Philip A. K. Moon
- 👤 Simon Atkinson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:17
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/30
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
281 words
A ring circuit comprising: a first bias sub-circuit including: an NPN bias transistor having a base, an emitter, and a collector; three resistors connected in series with the collector of this transistor, two of the resistors nearest to the collector being connected to the base of the NPN bias transistor; an NPN drive transistor, the base of which is connected to the collector of the NPN bias transistor, and the emitter of which transistor is connected directly to the emitter of the NPN bias transistor; and, a first diode connecting the base of this NPN drive transistor to a point between two of the resistors furthest from the collector of the NPN bias transistor; a second bias sub-circuit including: a PNP bias transistor having a base, an emitter, and a collector; three further resistors connected in series with the collector of this PNP bias transistor, two of the further resistors nearest to the collector of the PNP bias transistor being connected from a point therebetween to the base of the PNP bias transistor; a PNP drive transistor having a base, an emitter, and a collector, the base of which transistor is connected to the collector of the PNP bias transistor, and the emitter of which transistor is connected directly to the emitter of the PNP bias transistor; wherein, the collector of each drive transistor is connected to the three and three further resistors, respectively, each at a point furthest from the collector of the bias transistor to which said resistors are connected, to connect first and second bias sub-circuits in a ring; together with, a start-up circuit, connected to a point in the ring, for injecting or extracting a priming current.
Claim 2
Dependent Claim
281 words
A ring circuit comprising: a first bias sub-circuit including: an NPN bias transistor having a base, an emitter, and a collector; three resistors connected in series with the collector of this transistor, two of the resistors nearest to the collector being connected to the base of the NPN bias transistor; an NPN drive transistor, the base of which is connected to the collector of the NPN bias transistor, and the emitter of which transistor is connected directly to the emitter of the NPN bias transistor; and, a first diode connecting the base of this NPN drive transistor to a point between two of the resistors furthest from the collector of the NPN bias transistor; a second bias sub-circuit including: a PNP bias transistor having a base, an emitter, and a collector; three further resistors connected in series with the collector of this PNP bias transistor, two of the further resistors nearest to the collector of the PNP bias transistor being connected from a point therebetween to the base of the PNP bias transistor; a PNP drive transistor having a base, an emitter, and a collector, the base of which transistor is connected to the collector of the PNP bias transistor, and the emitter of which transistor is connected directly to the emitter of the PNP bias transistor; wherein, the collector of each drive transistor is connected to the three and three further resistors, respectively, each at a point furthest from the collector of the bias transistor to which said resistors are connected, to connect first and second bias sub-circuits in a ring; together with, a start-up circuit, connected to a point in the ring, for injecting or extracting a priming current.
Claim 3
Dependent Claim
112 words
A ring circuit, as claimed in claim 1, wherein the start-up circuit comprises: a bias transistor having a base, an emitter, and a collector; a pair of series connected resistors connected to the collector of this bias transistor, these two resistors being connected from a point therebetween to the base of this bias transistor; and, a drive transistor having a base, an emitter, and a collector the base of which transistor is connected to the collector of this bias transistor, wherein the value of resistance of the resistor nearest the collector of this bias transistor is such that the start-up circuit has a current-voltage characteristic that is strongly peaked at low voltage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-22 | 1992-11-21 | 1993-05-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-22 | 1996-11-21 | 1997-05-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-22 | 2000-11-21 | 2001-05-23 | $7700.00 | Window Closed / Lapsed |