← Back to Patent Explorer
US4829469A Expired / Lapsed US ⏱️ 0.0 years remaining

Security system for use with electronic postage meter to prevent lock erasure of data

Assignee: Pitney Bowes Inc
•
Filing: 1982-07-12
•
Granted: 1989-05-09
•
Expires: 2002-07-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronically operated postage meter includes a non-volatile memory for the permanent storage of security and financial data utilized in the operation of the meter. In the operation of the memory, a standardized two-bit control signal is employed for providing read, write and word-erase commands in addition to one further command, namely, a block-erase command, wherein the entire memory is cleared. To avoid unintentional erasure of the entirety of the stored data, as might occur in the event of a fault in a control circuit or computation circuit coupled to the memory, a control-line translation unit is coupled within a control line which connects a memory control circuit with the memory. The control-line translation unit comprises a logic gate and a feed forward path, the gate operation being transparent to three out of the total of four control signals. Thereby, only the block-erase signal is translated, or converted, to a harmless one of the other control signals, more particularly, to the read signal. Thereby, a block-erase signal does not occur inadvertently due to a failure in a control unit external to the non-volatile memory.

Inventors

  • 👤 Thomas Germaine
  • 👤 Paul C. Kroll

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 04:21
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/22; G07; G07B; G07B17/00; G07B17/00185; G07B17/00314; G07B17/00362; G07B2017/00338; G07B2017/00346; G07B2017/00395

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 152 words
In a postage meter comprising-a keyboard for the entry of data, a printer for imprinting postage, and an electronic circuit coupling the keyboard with the printer, the improvement wherein the circuit comprises: a central processing unit coupled to said keyboard; a non-volatile memory; the non-volatile memory being controllable by control signals having logic states, the control signals including a block-erase signal, read signal, write signal and word erase signal, a programmable memory coupled to said processing unit for the development of control signals to said non-volatile memory in accordance with calculations performed by said processing unit with data supplied thereto by said keyboard; and control-line translation means coupled between said programmable memory and said non-volatile memory for altering the block erase signal to a control signal not commanding the block erase of said non-volatile memory, whereby the block erase signal is not available from said processing unit to control said non-volatile memory.
Claim 2
Dependent Claim 152 words
In a postage meter comprising-a keyboard for the entry of data, a printer for imprinting postage, and an electronic circuit coupling the keyboard with the printer, the improvement wherein the circuit comprises: a central processing unit coupled to said keyboard; a non-volatile memory; the non-volatile memory being controllable by control signals having logic states, the control signals including a block-erase signal, read signal, write signal and word erase signal, a programmable memory coupled to said processing unit for the development of control signals to said non-volatile memory in accordance with calculations performed by said processing unit with data supplied thereto by said keyboard; and control-line translation means coupled between said programmable memory and said non-volatile memory for altering the block erase signal to a control signal not commanding the block erase of said non-volatile memory, whereby the block erase signal is not available from said processing unit to control said non-volatile memory.
Claim 3
Dependent Claim 23 words
A postage meter according to claim 1 wherein said control-line translation means is transparent to control signals other than said block erase signal.
Claim 4
Dependent Claim 30 words
A postage meter according to claim 2 wherein said control-line translation means converts a block erase signal to the read signal to prevent unintentional block erasure of said non-volatile memory.
Claim 5
Dependent Claim 143 words
A security system for a data processing system incorporating a computation unit, a memory, and a control-line generator coupled between said computation unit and said memory for providing control signals having logic states to control said memory in response to signals applied by said computation unit to said control generator; the control signals comprising: a block erase signal, read signal, write signal and word-erase signal, said security system comprising a control translator coupled between said control generator and said memory for translating the block-erase signal to another control signal which does not produce block erasure, said control-line translator including circuitry which is transparent to control signals other than the block erase signal such that said other control signals retain their form upon passing through said control-line translator, whereby the block erase signal is not available from said computation unit to control said memory.
Claim 6
Dependent Claim 143 words
A security system for a data processing system incorporating a computation unit, a memory, and a control-line generator coupled between said computation unit and said memory for providing control signals having logic states to control said memory in response to signals applied by said computation unit to said control generator; the control signals comprising: a block erase signal, read signal, write signal and word-erase signal, said security system comprising a control translator coupled between said control generator and said memory for translating the block-erase signal to another control signal which does not produce block erasure, said control-line translator including circuitry which is transparent to control signals other than the block erase signal such that said other control signals retain their form upon passing through said control-line translator, whereby the block erase signal is not available from said computation unit to control said memory.
Claim 7
Dependent Claim 50 words
A security system according to claim 4, wherein the control translator comprises NOR and NAND gates being responsive to the signal from the input terminal of the control generator, the gates being operatively connected to each other whereby the output terminal of one gate is complemented by the other gate.
Claim 8
Dependent Claim 84 words
A security system according to claim 5, wherein the control signal provided by said control generator is a two-bit signal, and wherein said control-line translator has a by-pass line extending therethrough for one digit of said two-bit signal, said by-pass line connecting a first input terminal of said translator to a first output terminal of said translator, and wherein the signal of the second output terminal of said translator is formed by a combination of signals at two input terminals thereof by said gates.
Claim 9
Dependent Claim 45 words
A security system according to claim 4, wherein the control line translator comprises a NOR gate responsive to a control signal from the control generator and means operatively connected to an output terminal of the NOR gate for complementing the output terminal of NOR gate.
Claim 10
Dependent Claim 71 words
A security system according to claim 7, wherein the control signal provided by said control generator is a two-bit signal coupled via two lines from said control generator, each of said lines being coupled to respective ones of two input terminals one of which is coupled to one of said input terminals, while the second of said output terminals is connected for receiving the complemented output signal of said NOR gate.
Claim 11
Dependent Claim 27 words
A security system according to claim 8, wherein said control signal designating a block-erase is converted by said translator to a control signal designating a read function.
Claim 12
Dependent Claim 92 words
A security system according to claim 4, wherein the translator includes an AND gate with two inputs and an output, and wherein the translator has two input terminals and two output terminals, one of the input terminals being coupled to one of the output terminals, said two input terminals being coupled to the two input of the AND gate, and an output terminal of the translator, the input terminals of the translator being operatively connected to the control generator and the output terminals of the translator being operatively connected to the memory.
Claim 13
Dependent Claim 131 words
In a postage meter having a computation unit, a memory, and a control generator responsive to output signals of said computation unit for generating control signals for controlling said memory, a security device coupled between said control generator and said memory for converting a block-erase signal to another signal, and wherein said security device comprises: two input terminals for receiving two input control lines, two output terminals for supplying two lines of control signals to said memory, a logic unit coupled to said input terminals and to one of said output terminals, said logic unit including means for converting only one of four possible states of control signals by altering the state of logic at said one output terminal in response to the occurrence of said one state of control signals.
Claim 14
Dependent Claim 131 words
In a postage meter having a computation unit, a memory, and a control generator responsive to output signals of said computation unit for generating control signals for controlling said memory, a security device coupled between said control generator and said memory for converting a block-erase signal to another signal, and wherein said security device comprises: two input terminals for receiving two input control lines, two output terminals for supplying two lines of control signals to said memory, a logic unit coupled to said input terminals and to one of said output terminals, said logic unit including means for converting only one of four possible states of control signals by altering the state of logic at said one output terminal in response to the occurrence of said one state of control signals.
Claim 15
Dependent Claim 61 words
A postage meter according to claim 11, wherein the control signal designating a block-erase function is composed of a logic one signal at a first of said input terminals and a logic zero signal at a second of said input terminals, said second of said input terminals being coupled via a bypass line to the second of said two output terminals.
Claim 16
Dependent Claim 49 words
A postage meter according to claim 12, wherein said logic unit comprises an AND gate with two inputs and an output, the two inputs of the AND gate being connected to the input terminals and the output of the AND gate being connected to one of the output terminals.
Claim 17
Dependent Claim 68 words
A postage meter according to claim 12, wherein said logic unit comprises a NOR gate with two inputs and an output, and means for complementing the output terminal thereof coupled to the NOR gate, the complementing means having an output, the two inputs of the NOR gate being connected to the input terminals and the output of the complementing means being connected to one of the output terminals.

References Cited (Backward Citations)

US3742458A Cited
US3978457A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-08 1992-11-07 1993-05-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-08 1996-11-07 1997-05-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-08 2000-11-07 2001-05-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag