§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4829302A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog/digital converter using the weighing method

Assignee: ESTEEM INTERNATIONAL Inc
•
Filing: 1987-08-31
•
Granted: 1989-05-09
•
Expires: 2007-08-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A clock-controlled analog/digital converter operating according to the weighing method includes a sample-and-hold element with an analog input, a comparator having inputs and a successive approximation register having a data output. The sample-and-hold element, the comparator and the successive approximation register being mutually interconnected in series. The successive approximation register includes memory elements for incrementing a defined logical state for each successive weighing step as well as for writing in and storing in memory the particular result of weighing ascertained by the comparator. A digital/analog converter has an input side connected to the data output and an output side connected to one of the inputs of the comparator. A decoder controls the comparator and the successive approximation register and has an input side connected to the data output.

Inventors

  • 👤 Erich Oitzl
  • 👤 Manfred Haas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 13:14
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/34; H03M1/38; H03M1/46; H03M1/462

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 133 words
Clock-controlled analog/digital converter operating according to the weighing method, comprising a sample-and-hold element with an analog input, a comparator having inputs, a successive approximation register having a plurality of data outputs, said sample-and-hold element, said comparator and said successive approximation register being mutually interconnected in series, said successive approximation register including memory elements for incrementing a defined logical state for each successive weighing step as well as for writing in and storing in memory the particular result of weighing ascertained by said comparator, a digital/analog converter having an input side connected to said plurality of data outputs and an output side connected to one of said inputs of said comparator, and a decoder controlling said comparator and said successive approximation register and having an input side connected to said plurality of data outputs.
Claim 2
Dependent Claim 133 words
Clock-controlled analog/digital converter operating according to the weighing method, comprising a sample-and-hold element with an analog input, a comparator having inputs, a successive approximation register having a plurality of data outputs, said sample-and-hold element, said comparator and said successive approximation register being mutually interconnected in series, said successive approximation register including memory elements for incrementing a defined logical state for each successive weighing step as well as for writing in and storing in memory the particular result of weighing ascertained by said comparator, a digital/analog converter having an input side connected to said plurality of data outputs and an output side connected to one of said inputs of said comparator, and a decoder controlling said comparator and said successive approximation register and having an input side connected to said plurality of data outputs.
Claim 3
Dependent Claim 15 words
Analog/digital converter according to claim 1, wherein said sample-and-hold element is controlled by said decoder.
Claim 4
Dependent Claim 36 words
Analog/digital converter according to claim 1, wherein said decoder decodes an incremented defined logical state of said successive approximation register and utilizes the result of the decoding for controlling said comparator and said successive approximation register.
Claim 5
Dependent Claim 39 words
Analog/digital converter according to claim 2, wherein said decoder decodes an incremented defined logical state of said successive approximation register and utilizes the result of the decoding for controlling said comparator, said successive approximation register, and said sample-and-hold element.

References Cited (Backward Citations)

US4200863A Cited
US4407020A Cited
US4460891A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-08 1992-11-07 1993-05-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-08 1996-11-07 1997-05-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-08 2000-11-07 2001-05-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag