US4821293A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital phase locked loop circuit
Assignee: Sony Corp
•
Filing: 1988-05-11
•
Granted: 1989-04-11
•
Expires: 2008-05-11
Abstract
Abstract A digital phase locked loop (PLL) circuit having an input terminal to which an input digital signal is supplied, a counter for counting a reference clock, a digital phase comparator for comparing the phases of the input digital signal and the output of the counter, a digital low-pass filter supplied with the output of the digital phase comparator, a correction control signal generating circuit and a control circuit, whereby the quantization error is reduced to improve the follow-up characteristic of the digital PLL circuit. Also, the digital PLL circuit contains no residual phase error and this highly-stable digital PLL circuit is arranged so as not to respond to a high frequency fluctuation component such as a peak shift.
Inventors
- 👤 Kazutoshi Shimizume
- 👤 Mutsumi Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 10:34
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/0991; H03L7/0992
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
157 words
A digital phase locked loop (PLL) circuit comprising: (a) input digital signal source means for generating an input digital signal having a pulse occurring at an integral multiple of a unit period; (b) counter means for counting the number of a reference clock; (c) digital phase comparator means for comparing phases of said input digital signal and the output of said counter means; (d) digital low-pass filter means supplied with the output of said digital phase comparator means; (e) correction control signal generating means for generating a correction control signal occurring at a following unit period of a unit period during which the pulse of said input digital signal occurs; and (f) control means in response to said correction control signal for supplying the output of said digital low-pass filter means to said counter means to control the dividing ratio of said counter means only in the unit period during which said correction control signal is obtained.
Claim 2
Dependent Claim
157 words
A digital phase locked loop (PLL) circuit comprising: (a) input digital signal source means for generating an input digital signal having a pulse occurring at an integral multiple of a unit period; (b) counter means for counting the number of a reference clock; (c) digital phase comparator means for comparing phases of said input digital signal and the output of said counter means; (d) digital low-pass filter means supplied with the output of said digital phase comparator means; (e) correction control signal generating means for generating a correction control signal occurring at a following unit period of a unit period during which the pulse of said input digital signal occurs; and (f) control means in response to said correction control signal for supplying the output of said digital low-pass filter means to said counter means to control the dividing ratio of said counter means only in the unit period during which said correction control signal is obtained.
Claim 3
Dependent Claim
43 words
A digital phase locked loop circuit according to claim 1, wherein said input digital signal is an MFM signal and the pulse occurs at 2, 3 or 4 times of the unit period, said unit period being half of a source data period.
Claim 4
Dependent Claim
33 words
A digital phase locked loop circuit according to claim 1, wherein said control means includes AND gate means supplied with the correction control signal and the output of said digital low-pass filter means.
Claim 5
Dependent Claim
43 words
A digital phase locked loop circuit according to claim 3, wherein said control means further includes adder means for adding the output of said AND gate means and a predetermined number, the output of said adder means being supplied to said counter means.
Claim 6
Dependent Claim
34 words
A digital phase locked loop circuit according to claim 1, wherein said correction control signal generating means is controlled by said input digital signal, the output of said counter means and said reference clock.
Claim 7
Dependent Claim
133 words
A digital phase locked loop circuit according to claim 5, wherein said correction control signal generating means includes a first D-type flip-flop having a data input terminal supplied with the output of said counter means, a clock input terminal supplied with the reference clock and at least one output terminal at which a first output is obtained, a first RS-type flip-flop having a set terminal supplied with the input digital signal, a reset terminal supplied with said first output and at least one output terminal at which a second output is obtained, and a second D-type flip-flop having a data input terminal supplied with said second output, a clock terminal supplied with the output of said counter means and at least one output terminal at which s id correction control signal is obtained.
Claim 8
Dependent Claim
43 words
A digital phase locked loop circuit according to claim 1, further comprising DC correcting circuit means supplied with the output of said digital low-pass filter means and for generating a DC correcting signal combined with the output of said digital low-pass filter means.
Claim 9
Dependent Claim
57 words
A digital phase locked loop circuit according to claim 7, wherein said DC correcting circuit means includes DC component detecting means for detecting the DC component of the output of said digital low-pass filter means, and DC correcting counter means supplied with the output of said DC component detecting means and for generating said DC correcting signal.
Claim 10
Dependent Claim
87 words
A digital phase locked loop circuit according to claim 8, wherein said DC component detecting means includes polarity detecting means for detecting the polarity of the output of said digital low-pass filter mean and first counter means controlled by the output of said polarity detecting means, and said DC correcting counter means includes comparator means for comparing the output of said first counter means and a predetermined value and second counter means controlled by the output of said comparator means and for generating said DC correcting signal.
Claim 11
Dependent Claim
48 words
A digital phase locked loop circuit according to claim 7, wherein said DC correcting circuit means includes digital latch circuit means for latching the output of said digital low-pass filter means and latch pulse generating means for generating a latch pulse supplied to said digital latch circuit means.
Claim 12
Dependent Claim
37 words
A digital phase locked loop circuit according to claim 10, wherein said latch pulse generating means includes synchronizing pattern detecting means for detecting a synchronizing pattern of said input digital signal and of generating said latch pulse.
Claim 13
Dependent Claim
58 words
A digital phase locked loop circuit according to claim 1, wherein said digital low-pass filter means includes non-linear conversion means for converting the output of said digital low-pass filter means in a non-linear fashion such that the output of said digital low-pass filter means with a value less than a predetermined level is clipped to a reference level.
Claim 14
Dependent Claim
20 words
A digital phase locked loop circuit according to claim 12, wherein said non-linear conversion means includes read only memory means.
References Cited (Backward Citations)
US4493094A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-04-10 | 1992-10-10 | 1993-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-04-10 | 1996-10-10 | 1997-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-04-10 | 2000-10-10 | 2001-04-11 | $7700.00 | Window Closed / Lapsed |