Clock signal multiplexers

Claim 2

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differeing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizer so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; a clock signal regenerator; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said clock signal regenerator; said clock signal regenerator comprising first and second flip-flops and signal delay means, said second flip-flop having set and clock terminals and said first flip-flop being connected to receive said selected input clock signal and to supply a pulse in response thereto to said delay means and to one of said set and clock terminals of said second flip-flop, and said delay means producing an output supplied to the other of said set and clock terminals of said second flip-flop; whereby said second flip-flop produces a signal which is supplied to said output of said multiplexer and has a mark/space ratio determined exclusively by said clock signal regenerator and not by said selected input clock signal.

Claim 3

A clock signal multiplexer according to claim 1 wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer.

Claim 4

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizer so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said output of the multiplexer; wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of said input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer; wherein the outputs of said output gates are connected to a clock signal regenerator, the output of which constitutes said output of the multiplexer.

Claim 5

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizer so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said output of the multiplexer; wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of said input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer; wherein the outputs of said output gates are connected to a clock signal regenerator, the output of which constitutes said output of the multiplexer.

Claim 6

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizers so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said output of the multiplexer; wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of said input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer; wherein each of said first latch circuits is a respective flip-flop circuit.

Claim 7

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizers so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said output of the multiplexer; wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of said input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer; wherein each of said first latch circuits is a respective flip-flop circuit.

Claim 8

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizers so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said output of the multiplexer; wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of said input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer; wherein each of said second latch circuits comprises a respective pair of flip-flop circuits.

Claim 9

A clock signal multiplexer for combining a plurality of input clock signals of the same frequency but differing phases into a single channel, by selectively passing one of said input clock signals to an output of the multiplexer to the exclusion of all of the other input clock signals in response to a corresponding clock enable signal in a select condition, the multiplexer comprising: a plurality of input circuits each of which receives a respective one of said input clock signals and a corresponding one of a plurality of clock enable signals; a signal synchronizer; a logic circuit for coupling said input circuits to said signal synchronizer, and including means for enabling said signal synchronizer to pass the input clock signal corresponding to that one of said clock enable signals which is in a select condition and for disabling said signal synchronizers so as not to pass the selected input clock signal on return of said corresponding one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition, and for enabling said signal synchronizer to pass the next selected input clock signal corresponding to said another clock enable signal; and a clock signal selector connected to receive said input clock signals and connected to said signal synchronizer, whereby the signal synchronizer enables said clock signal selector to pass the selected input clock signal to said output of the multiplexer; wherein said plurality of input circuits respectively comprise a corresponding plurality of pulse generators respectively including a corresponding plurality of first latch circuits to each of which a respective one of said plurality of said input clock signals is supplied together with a respective clock enable signal, wherein said signal synchronizer comprises a corresponding plurality of second latch circuits and wherein said logic circuit comprises an arrangement of gates coupling said first latch circuits to said second latch circuits of said signal synchronizer, said gate arrangement for enabling a selected one only of said second latch circuits corresponding to that one of said plurality of clock enable signals which is in a select condition and for disabling said selected one of said second latch circuits on return of said one of said clock enable signals to a non-select condition and transition of another of said clock enable signals to the select condition and for enabling another of said second latch circuits corresponding to said another clock enable signal, and wherein said clock signal selector comprises a corresponding plurality of output gates to each of which a respective one of said input clock signals is supplied and to which said second latch circuits are respectively connected, said enabled latch circuit enabling the corresponding output gate to pass the enabled said input clock signal to said output of the multiplexer; wherein each of said second latch circuits comprises a respective pair of flip-flop circuits.

Claim 10

A clock signal multiplexer according to claim 1 wherein the plurality is four.