US4816776A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit configuration and method for monitoring a co-integrated oscillator
Assignee: Siemens AG
•
Filing: 1988-04-13
•
Granted: 1989-03-28
•
Expires: 2008-04-13
Abstract
Abstract An integrated circuit configuration and a method monitor an integrated oscillator in the circuit. The oscillator has a minimum frequency and furnishes a synchronously controlling clock rate for the functioning of the integrated circuit when excited by an external frequency standard. An integrated reserve oscillator has a maximum frequency below the minimum frequency of the oscillator. An integrated frequency comparator is connected to the reserve oscillator and to the oscillator for comparing the frequency of the reserve oscillator with the frequency of the oscillator.
Inventors
- 👤 Heinrich Kessler
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 11:11
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1604; G06F1/00; G06F1/04; G06F1/08; H; H03; H03L; H03L7/00; G06F11/1608; G06F11/20
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
80 words
Integrated circuit configuration, comprising an integrated oscillator to be monitored, said oscillator having a minimum frequency and furnishing a synchronously controlling clock rate for the functioning of the integrated circuit when excited by an external frequency standard, an integrated reserve oscillator having a maximum frequency below said minimum frequency of said oscillator, and an integrated frequency comparator connected to said reserve oscillator and to said oscillator for comparing the frequency of said reserve oscillator with the frequency of said oscillator.
Claim 2
Dependent Claim
80 words
Integrated circuit configuration, comprising an integrated oscillator to be monitored, said oscillator having a minimum frequency and furnishing a synchronously controlling clock rate for the functioning of the integrated circuit when excited by an external frequency standard, an integrated reserve oscillator having a maximum frequency below said minimum frequency of said oscillator, and an integrated frequency comparator connected to said reserve oscillator and to said oscillator for comparing the frequency of said reserve oscillator with the frequency of said oscillator.
Claim 3
Dependent Claim
15 words
Circuit configuration according to claim 1, wherein said reserve oscillator consists of integrated circuit elements.
Claim 4
Dependent Claim
15 words
Circuit configuration according to claim 1, wherein said reserve oscillator includes a Schmitt trigger circuit.
Claim 5
Dependent Claim
15 words
Circuit configuration according to claim 2, wherein said reserve oscillator includes a Schmitt trigger circuit.
Claim 6
Dependent Claim
24 words
Circuit configuration according to claim 1, including a logical circuit coupled to said frequency comparator for memory storage of at least one memory bit.
Claim 7
Dependent Claim
89 words
Method for monitoring an integrated oscillator furnishing a synchronously controlling clock rate for the functioning of an integrated circuit when excited by an external frequency standard, which comprises comparing the frequency of an integrated reserve oscillator having a maximum frequency below the minimum frequency of the oscillator to the frequency of the oscillator with an integrated frequency comparator, and deriving the clock rate synchronously controlling the function of the integrated circuit from the reserve oscillator if the frequency of the oscillator drops below the frequency of the reserve oscillator.
Claim 8
Dependent Claim
89 words
Method for monitoring an integrated oscillator furnishing a synchronously controlling clock rate for the functioning of an integrated circuit when excited by an external frequency standard, which comprises comparing the frequency of an integrated reserve oscillator having a maximum frequency below the minimum frequency of the oscillator to the frequency of the oscillator with an integrated frequency comparator, and deriving the clock rate synchronously controlling the function of the integrated circuit from the reserve oscillator if the frequency of the oscillator drops below the frequency of the reserve oscillator.
Claim 9
Dependent Claim
44 words
Method according to claim 6, which comprises setting a memory bit which stores a defective frequency comparison that has occurred in memory and can only be erased again by means of an external reset signal, upon switchover from the oscillator to the reserve oscillator.
Claim 10
Dependent Claim
18 words
Method according to claim 7, which comprises establishing a defined state of the circuit with the memory bit.
Claim 11
Dependent Claim
19 words
Method according to claim 7, which comprises establishing an emergency operation of the integrated circuit with the memory bit.
References Cited (Backward Citations)
US3289097A
Cited
US3708686A
Cited
FR2315736A1
Cited
DE2532587A1
Cited
EP0006328A1
Cited
US4667328A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-27 | 1992-09-26 | 1993-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-27 | 1996-09-26 | 1997-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-27 | 2000-09-26 | 2001-03-28 | $7700.00 | Window Closed / Lapsed |