US4815025A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Arrangement for supervising a data processing system
Assignee: Telefonaktiebolaget LM Ericsson AB
•
Filing: 1985-03-26
•
Granted: 1989-03-21
•
Expires: 2005-03-26
Abstract
Abstract A data processing system which includes an address bus connected to k computer elements is supervised with the aid of an arrangement including a plurality of indication registers connected to the bus and to an error signal generator. The address bus is capable of transferring 2n>k binary addresses. The indication registers are each accessed by its address transferred through the bus and each register stores an indication if its address is also assigned one of the computer elements. The generator generates an error signal on the reception of an indication that an address being transferred through the bus is not assigned a computer element.
Inventors
- 👤 Bengt E. Ossfeldt
- 👤 Ulf E. Palmgren
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:56
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/30; G06F11/07; G06F11/0703; G06F11/0751; G06F11/0763; G06F11/22
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
177 words
Apparatus for detecting an error in a data processing system including an address bus adapted for transferring 2 n addresses one at a time, said system including solely k computer elements to which said bus is connected and which are accessed by a related binary address transferred through the bus and associated with a first category of k addresses used for data processing, 2 n being greater than k, there being 2 n -k addresses of a second category which are not used during operation of the data processing system, said apparatus including a plurality of indication registers connected to the bus and each being activated to output, on reception from the bus of a particular one of said 2 n addresses, a stored indication of one of said two address categories, which one address category includes the particular one of the addresses, and a generator means connected to said indication registers for generating an error signal on the reception of an indication that the address being transferred through the bus is associated with the second category.
Claim 2
Dependent Claim
177 words
Apparatus for detecting an error in a data processing system including an address bus adapted for transferring 2 n addresses one at a time, said system including solely k computer elements to which said bus is connected and which are accessed by a related binary address transferred through the bus and associated with a first category of k addresses used for data processing, 2 n being greater than k, there being 2 n -k addresses of a second category which are not used during operation of the data processing system, said apparatus including a plurality of indication registers connected to the bus and each being activated to output, on reception from the bus of a particular one of said 2 n addresses, a stored indication of one of said two address categories, which one address category includes the particular one of the addresses, and a generator means connected to said indication registers for generating an error signal on the reception of an indication that the address being transferred through the bus is associated with the second category.
Claim 3
Dependent Claim
23 words
Apparatus as claimed in claim 1, comprising 2 n of said indication registers, each being assigned to one of said 2 n addresses.
Claim 4
Dependent Claim
20 words
Apparatus as claimed in claim 1 comprising 2 n -k indication registers, each being assigned to a second category address.
Claim 5
Dependent Claim
20 words
Apparatus as claimed in claim 1, comprising k of said indication registers, each being assigned to a first category address.
References Cited (Backward Citations)
US3611315A
Cited
US3633175A
Cited
US3916405A
Cited
US3902163A
Cited
US3921168A
Cited
US4087855A
Cited
US4093819A
Cited
US4045779A
Cited
US4089063A
Cited
US4403300A
Cited
US4639889A
Cited
US4393461A
Cited
US4482802A
Cited
JPS6123265A
Cited
JPS6139669A
Cited
JPS61123964A
Cited
JPS61133457A
Cited
JPS61185295A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-20 | 1992-09-19 | 1993-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-20 | 1996-09-19 | 1997-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-20 | 2000-09-19 | 2001-03-21 | $7700.00 | Window Closed / Lapsed |