US4813037A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Switching system
Assignee: Alcatel Lucent NV
•
Filing: 1987-01-15
•
Granted: 1989-03-14
•
Expires: 2007-01-15
Abstract
Abstract A switching system using an asynchronous packet switching technique is provided wherein the packets may contain voice, data or video signals. The switching speed is increased through the use of a processor analyzing only specified packets, said processor being located out of the transmission path of the packets. The processor may process the specified packets at a lower speed than the transmission speed of the switching system. A header correction circuit is used to improve the quality of the transmission.
Inventors
- 👤 Pierre L. Debuysscher
- 👤 Jan G. Bauwens
- 👤 Michel P. M. DeSomer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 03:23
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/10; H04L49/102; H04L9/00; H04L9/40; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; H04L49/101; H04L49/25
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
207 words
Switching system (SW) for switching digital signals applied to any one of a plurality of input terminals (R×0 to R×7) thereof to any one of a plurality of output terminals (T×0 to T×7) thereof, said switching system including common switching means (SB, TM), a plurality of input means (RC) each coupling one of said input terminals to said common switching means, and a plurality of output means (TC) each coupling said common switching means to one of said output terminals, characterized in that said signals are in packets the form of having a header containing routing information and in that each of said input means (RC) includes processor means (SPC) coupled to routing means (RT) also included in said input means, said routing means being coupled between said one of said input terminals (R×0 to R×7) and said common switching means (SB, TM) and being able to route said packets to said processor means or, through said common switching means, to one of said output terminals (T×0 to T×7) according to said routing information contained in the header of the packet, said processor means being able to indicate said one of said output terminals to said routing means in response to packets received by said processor means.
Claim 2
Dependent Claim
207 words
Switching system (SW) for switching digital signals applied to any one of a plurality of input terminals (R×0 to R×7) thereof to any one of a plurality of output terminals (T×0 to T×7) thereof, said switching system including common switching means (SB, TM), a plurality of input means (RC) each coupling one of said input terminals to said common switching means, and a plurality of output means (TC) each coupling said common switching means to one of said output terminals, characterized in that said signals are in packets the form of having a header containing routing information and in that each of said input means (RC) includes processor means (SPC) coupled to routing means (RT) also included in said input means, said routing means being coupled between said one of said input terminals (R×0 to R×7) and said common switching means (SB, TM) and being able to route said packets to said processor means or, through said common switching means, to one of said output terminals (T×0 to T×7) according to said routing information contained in the header of the packet, said processor means being able to indicate said one of said output terminals to said routing means in response to packets received by said processor means.
Claim 3
Dependent Claim
101 words
Switching system according to claim 1, characterized in that said common switching means (SB, TM) operate at a predetermined clock frequency and in that each of said input means (RC) include input storage means (IQ) for storing said signals and having an input portion coupled to said one of said input terminals (R×0 to R×7) and operating at the frequency of the signals supplied to said one of said input terminals, and an output portion coupled to the input of said routing means (RT) and operating at said predetermined clock frequency to supply said stored signals to said common switching means.
Claim 4
Dependent Claim
33 words
Switching system according to claim 2, characterized in that the frequencies of at least two of the signals supplied to distinct ones of said plurality of input terminals (R×0 to R×7) are different.
Claim 5
Dependent Claim
44 words
Switching system according to claim 3, characterized in that said predetermined clock frequency of said common switching means (SB, TM) is equal to the product of a maximum allowed value of said signal frequency and of said plurality of input terminals (R×0 to R×7).
Claim 6
Dependent Claim
88 words
Switching system according to claim 1, characterized in that said routing means (RT) are able to replace the headers of incoming packets by new headers prior to route said packets with said new headers to said common switching means (SB, TM), the value of said new headers being provided to said routing means by said processor means (SPC) in response to control packets supplied to said system (SW) via said one of said input terminals (R×0 to R×7) and transmitted to said processor means via said routing means.
Claim 7
Dependent Claim
83 words
Switching system according to claim 1, characterized in that said common switching means (SB, TM) are provided with a time division path (SB) which comprises a plurality of timeslots allocated to distinct ones of said input means (RC) and that, at the occurrence of a time slot, the routing means (RT) of the input means to which said time slot is allocated transmits at least a portion of said packet and the address of said one of said output terminals (T×0 to T×7).
Claim 8
Dependent Claim
14 words
Switching system according to claim 2, characterized in that said signal frequency is variable.
Claim 9
Dependent Claim
65 words
Switching system according to claim 2, characterized in that it further includes synchronization means (SC) coupled between said one of said input terminals (R×0 to R×7) and said input portion of said input storage means (IQ) and able to provide said signal frequency which is supplied to a control input (II) of said input portion of said input storage means to control the operation thereof.
Claim 10
Dependent Claim
87 words
Switching system according to claim 8, characterized in that within a predetermined time interval, relatively larger than the output rate of said packets of said routing means (RT), at least one of said packets is a synchronization packet containing a synchronization pattern and is transmitted to said processor means (SPC) via said routing means, said processor means controlling said synchronization means (SC) to obtain packet synchronization in response to the reception or to the non-reception of said synchronization packet by said processor means within said time interval.
Claim 11
Dependent Claim
99 words
Switching system according to claim 2, characterized in that each of said output means (TC) include output storage means (OQ) for storing at least a portion of said packets and having an input portion coupled to said common switching means (SB, TM) and operating at said predetermined clock frequency for entering signals from said common switching means, and an output portion coupled to said one of said output terminals (T×0 to T×7) and operating at the frequency of an output clock (OC) also included in said output means to convey said packets to said one of said output terminals.
Claim 12
Dependent Claim
18 words
Switching system acccording to claim 10, characterized in that said frequency of said output clock (OC) is variable.
Claim 13
Dependent Claim
91 words
Switching system according to claims 6 or 10, characterized in that each of said output means (TC) further include identification means (IC) coupled to said time division path (SB) and able to read and to recognize said address of said one of said output terminals (T×0 to T×7) amongst said addresses transmitted by said routing means (RT) within one of said timeslots and then to order via a control terminal (OI) said input portion of said output storage means (OQ) to store said packet associated to said one of said timeslots.
Claim 14
Dependent Claim
101 words
Switching system (SW) for switching digital signals, grouped in incoming packets having a header, applied to any one of a plurality of input terminals (R×0 to R×7) thereof to any one of a plurality of output terminals (T×0 to T×7) thereof, said switching system including common switching means (SB, TM), input means (RC) coupling said plurality of input terminals to said common switching means, and output means (TC) coupling said common switching means to said plurality of output terminals, characterized in that said input means (RC) include header correction means (HC) to correct faulty ones of headers of said incoming packets.
Claim 15
Dependent Claim
101 words
Switching system (SW) for switching digital signals, grouped in incoming packets having a header, applied to any one of a plurality of input terminals (R×0 to R×7) thereof to any one of a plurality of output terminals (T×0 to T×7) thereof, said switching system including common switching means (SB, TM), input means (RC) coupling said plurality of input terminals to said common switching means, and output means (TC) coupling said common switching means to said plurality of output terminals, characterized in that said input means (RC) include header correction means (HC) to correct faulty ones of headers of said incoming packets.
Claim 16
Dependent Claim
65 words
Switching system according to claim 13, characterized in that said header correction means (HC) include means providing valid headers, means for detecting if the header of an incoming packet corresponds to one of said valid headers and means which in response to said detecting means having detected a faulty header select one of said valid headers to replace said faulty header in said incoming packet.
Claim 17
Dependent Claim
25 words
Switching system according to claim 14, characterized in that said selected valid header is the valid header which is the nearest to said faulty header.
Claim 18
Dependent Claim
36 words
Switching system according to claim 13, characterized in that it includes a plurality of input means (RC) each coupled to one of said input terminals (R×0 to R×7) and each including individual header correction means (HC).
Claim 19
Dependent Claim
45 words
Switching system according to claims 1 or 16, characterized in that said individual header correction means (HC) are coupled between said one of said input terminals (R×0 to R×7) and said routing means (RT) and in that they are controlled by said processor means (SPC).
References Cited (Backward Citations)
GB210686A
Cited
US4638475A
Cited
US4603416A
Cited
US4630258A
Cited
US4707831A
Cited
US4701906A
Cited
US4720854A
Cited
US4712214A
Cited
US4730305A
Cited
US4679190A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-13 | 1992-09-12 | 1993-03-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-13 | 1996-09-12 | 1997-03-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-13 | 2000-09-12 | 2001-03-14 | $7700.00 | Window Closed / Lapsed |