US4813014A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital audio memory system
Assignee: PHI Tech Inc
•
Filing: 1986-04-14
•
Granted: 1989-03-14
•
Expires: 2006-04-14
Abstract
Abstract A method and apparatus for rapid access digital storage and playback of audio information that consists of a large array of solid state random access memory devices connected in a basic multi-group, multi-card, multi-unit configuration that is addressable in one second increments for a selected duration. Storage or playback with requisite signal conversion may be effected by inputting real time decimal address indications to select a designated time and duration of the total memory capacity.
Inventors
- 👤 Lawrence R. DeBell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 19:21
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/12; G11C7/00; G11C7/16; G11C2207/00; G11C2207/16
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
204 words
Apparatus for storage and retrieval of audible information, comprising: control means that includes, timing means generating a basic timing pulse at a selected frequency, counter means responsive to said timing pulses to generate a random access memory address code output, and a microprocessor receiving code input indicating information memory location in storage and outputting at least a memory group address code output; memory card means that includes plural memory groups of random access memory means arrayed in parallel wherein each of said memory groups consists of an equal number of said random access memory means, means connecting said random access memory address code output to control ports of each of said random access memory means, decoder means receiving said memory group address code output to enable a selected one of said plural memory groups of random access memory means, and input/output means selectively connected to respective random access memory means of a selected memory group; and audio means including first converter means for digitizing audio for input to said input/output means for storage at a selected random access memory location, and second converter means for receiving digital data output form a selected random access memory location and outputting analog audio signal for audible output.
Claim 2
Dependent Claim
204 words
Apparatus for storage and retrieval of audible information, comprising: control means that includes, timing means generating a basic timing pulse at a selected frequency, counter means responsive to said timing pulses to generate a random access memory address code output, and a microprocessor receiving code input indicating information memory location in storage and outputting at least a memory group address code output; memory card means that includes plural memory groups of random access memory means arrayed in parallel wherein each of said memory groups consists of an equal number of said random access memory means, means connecting said random access memory address code output to control ports of each of said random access memory means, decoder means receiving said memory group address code output to enable a selected one of said plural memory groups of random access memory means, and input/output means selectively connected to respective random access memory means of a selected memory group; and audio means including first converter means for digitizing audio for input to said input/output means for storage at a selected random access memory location, and second converter means for receiving digital data output form a selected random access memory location and outputting analog audio signal for audible output.
Claim 3
Dependent Claim
18 words
Apparatus as set forth in claim 1 wherein: there are four random access memory means in each group.
Claim 4
Dependent Claim
22 words
Apparatus as set forth in claim 1 wherein said audio means further comprises: analyzer/synthesizer means for effecting adaptive differential pulse code modulation.
Claim 5
Dependent Claim
41 words
Apparatus as set forth in claim 1 which further includes: keypad selection means manually operable to output a binary coded decimal output indicative of information memory location for input to the microprocessor; and display means corresponding to said information memory location.
Claim 6
Dependent Claim
25 words
Apparatus as set forth in claim 4 wherein: said numbers equate to real time designation of the total available time in the memory card means.
Claim 7
Dependent Claim
70 words
Apparatus as set forth in claim 1 which further includes: at least one additional memory card means connected to said control means in like manner; a first card address code output from said microprocessor indicating a selected one of the memory card means; and decoder means on each memory card means receiving said card address code output to provide a card enable output to enable the selected memory card means.
Claim 8
Dependent Claim
78 words
Apparatus as set forth in claim 6 which further includes: a plurality of slave units with each such unit consisting of plural memory card means connected to said control means in like manner; a second unit address code output from said microprocessor indicating a selected one of the slave units; and second decoder means on each memory card means receiving said second unit address code output to provide a unit enable output to enable the selected slave unit.
Claim 9
Dependent Claim
41 words
Apparatus as set forth in claim 7 which further includes: keypad selection means manually operable to output a binary coded decimal output indicative of information memory location for input to the microprocessor; and display means corresponding to said information memory location.
Claim 10
Dependent Claim
25 words
Apparatus as set forth in claim 8 wherein: said numbers equate to real time designation of the total available time in the memory card means.
Claim 11
Dependent Claim
48 words
Apparatus as set forth in claim 7 wherein: there are as many as ten groups of random access memory on each memory card means, and as many as ten random access memory card means on each unit, and as many as eight units responsive to said control means.
Claim 12
Dependent Claim
18 words
Apparatus as set forth in claim 10 wherein: there are four random access memory means in each group.
Claim 13
Dependent Claim
104 words
Apparatus as set forth in claim 1 wherein the control means counter means further comprises: a binary counter counting down said timing pulse to provide a clock pulse at a selected rate; a row address counter responsive to said clock pulse to generate row address output; a column address counter that is clocked each time the row address counter completes a row address cycle to generate a column address output; and tri-state buffer means controlled at a selected switching rate to alternately connect the row address output and the column address output to a random access memory address buss to said memory card means.
Claim 14
Dependent Claim
15 words
Apparatus as set forth in claim 12 wherein: said clock pulse rate is 6553 Hertz.
Claim 15
Dependent Claim
79 words
Apparatus as set forth in claim 12 which further includes: a dividing counter counting a clock pulse input and generating a refresh pulse of selected pulse width; a refresh counter response to said timing pulses to generate an alternate source of second row address output pulses; and tri-state buffer means controlled during said refresh pulse to switch said second row address output pulses to said random access memory address buss at a selected multiple of said clock pulse rate.
Claim 16
Dependent Claim
26 words
Apparatus as set forth in claim 14 wherein: said clock pulse rate is 6553 Hertz and said basic timing pulse has a frequency of 1.677568 Megahertz.
Claim 17
Dependent Claim
36 words
Apparatus as set forth in claim 12 which further includes: gate means responsive to said timing pulse and said refresh pulse to generate a periodic row address strobe for input to said random access memory means.
Claim 18
Dependent Claim
47 words
Apparatus as set forth in claim 16 which further includes: gate means responsive to said clock pulse and said refresh pulse to generate a periodic column address strobe input to the memory card means to enable said memory group address code for input to said decoder means.
Claim 19
Independent Claim
148 words
A method for recording and playback of selected segments of audio information, comprising: defining a memory bank by connecting a plurality of similar random access memory devices as at least one unit having plural memory cards, each memory card consisting of a plurality of memory groups with each group having a preset number of memory devices with addressable locations; addressing said memory bank in real time in one second increments wherein a first decimal input addresses a selected unit in the memory bank, a second decimal input addresses a selected memory card in the unit, a third decimal input addresses a selected group on the card, and a fourth decimal input addresses a selected location in the group; enabling selective storage and playback of data from the addressed location of the memory bank; and effecting selective analog/digital and digital/analog conversion of data for respective storage and playback functions.
Claim 20
Independent Claim
148 words
A method for recording and playback of selected segments of audio information, comprising: defining a memory bank by connecting a plurality of similar random access memory devices as at least one unit having plural memory cards, each memory card consisting of a plurality of memory groups with each group having a preset number of memory devices with addressable locations; addressing said memory bank in real time in one second increments wherein a first decimal input addresses a selected unit in the memory bank, a second decimal input addresses a selected memory card in the unit, a third decimal input addresses a selected group on the card, and a fourth decimal input addresses a selected location in the group; enabling selective storage and playback of data from the addressed location of the memory bank; and effecting selective analog/digital and digital/analog conversion of data for respective storage and playback functions.
Claim 21
Dependent Claim
45 words
A method as set forth in claim 18 wherein: a storage access time window may be defined by first selecting a start address of first, second, third and fourth decimal inputs and subsequently entering a stop address of first, second, third and fourth decimal inputs.
Claim 22
Dependent Claim
54 words
A method as set forth in claim 18 wherein: the memory bank may include up to 10 seconds storage per group, up to 10 groups per card, up to 10 cards per unit, and up to 8 units per bank to provide a total of up to 8000 seconds of selectively addressable digital storage.
Claim 23
Dependent Claim
30 words
A method as set forth in claim 18 wherein: each group consists of a parallel array of memory devices that output four bit binary data under a common clock control.
Claim 24
Dependent Claim
54 words
A method as set forth in claim 21 wherein: the memory bank may include up to 10 seconds storage per group, up to 10 groups per card, up to 10 cards per unit, and up to 8 units per bank to provide a total of up to 8000 seconds of selectively addressable digital storage.
References Cited (Backward Citations)
JPS55597A
Cited
US4389541A
Cited
US4549047A
Cited
GB2130025A
Cited
US4616110A
Cited
US4656605A
Cited
US4663777A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-13 | 1992-09-12 | 1993-03-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-13 | 1996-09-12 | 1997-03-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-13 | 2000-09-12 | 2001-03-14 | $7700.00 | Window Closed / Lapsed |