← Back to Patent Explorer
US4811099A Expired / Lapsed US ⏱️ 0.0 years remaining

Video signal memories

Assignee: Sony Corp
•
Filing: 1985-09-17
•
Granted: 1989-03-07
•
Expires: 2005-09-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A video signal memory which may form a field memory in a special effects equipment of a high definition video system, provides storage of n 2 m video data words and includes an array of n by n memory modules each capable of storing m video data words corresponding respectively to sample values at respective sample positions of a raster display, a first group of n buses for supplying data and address signals to the n columns respectively of the array, a second group of n buses for supplying data and address signals to the n rows respectively of the array, and means selectively to enable the first or second group of buses in each write cycle of the video signal memory and in the write cycle to supply over the enabled group of buses up to n data and address signals wherein the address designates the address in a memory module in the corresponding column or row of the array and the data is the data to be stored in the memory module.

Inventors

  • 👤 David J. Hedley
  • 👤 Morgan W. A. David

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 20:21
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/12; G11C7/00; G11C7/10; H; H04; H04N; H04N5/00; H04N5/222; H04N5/262; H04N5/76; H04N5/907

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 153 words
A video signal memory for storing n 2 m video data words, comprising: an array of n by n memory modules each capable of storing m said video data words corresponding respectively to sample values at respective sample positions of a raster display; a first group of buses for selectively supplying data and address signals to ones of the n columns of said array when enabled; a second group of n buses for selectively supplying said data and address signals to ones of the n rows of said array when enabled; and means to selectively enable only one of said first and said second group of buses in each write cycle of said video signal memory, the address in each of said data and address signals designating one of said memory modules and an address in said designated memory module where respective data in the data and address signals is to be stored.
Claim 2
Dependent Claim 153 words
A video signal memory for storing n 2 m video data words, comprising: an array of n by n memory modules each capable of storing m said video data words corresponding respectively to sample values at respective sample positions of a raster display; a first group of buses for selectively supplying data and address signals to ones of the n columns of said array when enabled; a second group of n buses for selectively supplying said data and address signals to ones of the n rows of said array when enabled; and means to selectively enable only one of said first and said second group of buses in each write cycle of said video signal memory, the address in each of said data and address signals designating one of said memory modules and an address in said designated memory module where respective data in the data and address signals is to be stored.
Claim 3
Dependent Claim 22 words
A video signal memory according to claim 1 wherein each said bus in each said group of buses comprises a buffer circuit.
Claim 4
Dependent Claim 43 words
A video signal memory according to claim 2 wherein said first or said second group of buses is enabled by supplying an enable signal to the n said buffer circuits in the first or second group of buses which is to be enabled.
Claim 5
Dependent Claim 18 words
A video signal memory according to claim 1 wherein each said memory module is a random access memory.
Claim 6
Dependent Claim 14 words
A video signal memory according to claim 1 wherein n is equal to 8.
Claim 7
Dependent Claim 23 words
A video signal memory according to claim 1 for use in a high definition video system and wherein m is equal to 16K.
Claim 8
Dependent Claim 21 words
A video signal memory according to claim 1 forming part of a special effects equipment in a high definition video system.

References Cited (Backward Citations)

GB1156380A Cited
GB1316300A Cited
GB1423397A Cited
US3996559A Cited
US4183058A Cited
US4437121A Cited
GB2117942A Cited
WO1984000629A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-03-06 1992-09-05 1993-03-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-03-06 1996-09-05 1997-03-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-03-06 2000-09-05 2001-03-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag