← Back to Patent Explorer
US4806874A Expired / Lapsed US ⏱️ 0.0 years remaining

Switched capacitor amplifier circuit

Assignee: National Semiconductor Corp
•
Filing: 1988-04-01
•
Granted: 1989-02-21
•
Expires: 2008-04-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A switched capacitor amplifier circuit using a pair of switched capacitors to replace each resistor element of an inverting operational amplifier circuit, with the capacitors operating on opposite halves of the switching cycle to provide reduced sampling distortion.

Inventors

  • 👤 Jean-Yves Michel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:50
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/005

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 396 words
An amplifier circuit including an input node and output node, said circuit comprising: an operational amplifier with an inverting input terminal, a non-inverting input terminal connected to a reference voltage, and an output terminal connected to said output node; first and second input capacitors each with an input plate and output plate; a first switch means connecting said input plate of said first input capacitor to said input node during a first time period, and connecting said input plate of said first input capacitor to a reference voltage during a second time period; a second switch means connecting said output plate of said first input capacitor to said inverting input terminal of said operational amplifier during a first time period, and connecting said output plate of said first input capacitor to a reference voltage during a second time period; a third switch means connecting said input plate of said second input capacitor to a reference voltage during a first time period, and connecting said input plate of said second input capacitor to said input node during a second time period; a fourth switch means connecting said output plate of said second input capacitor to a reference voltage during a first time period, and connecting said output plate of said second input capacitor to said inverting input terminal of said operational amplifier during a second time period; first and second feedback capacitors each with an input plate and output plate; said input plate of said first feedback capacitor connected to said output plate of said first input capacitor; fifth switch means connecting said output plate of first feedback capacitor to said output terminal of said operational amplifier during a first time period, and connecting said output plate of first feedback capacitor to a reference voltage during a second time period; said input plate of said second feedback capacitor connected to said output plate of said second input capacitor; sixth switch means connecting said output plate of said second feedback capacitor to a reference voltage during a first time period, and connecting said output plate of said second feedback capacitor to said output terminal of said operational amplifier during a second time period; whereby input and feedback paths for the operational amplifier are through first input and first feedback capacitor during a first time period, and through second input and second feedback capacitor during a second time period.
Claim 2
Dependent Claim 396 words
An amplifier circuit including an input node and output node, said circuit comprising: an operational amplifier with an inverting input terminal, a non-inverting input terminal connected to a reference voltage, and an output terminal connected to said output node; first and second input capacitors each with an input plate and output plate; a first switch means connecting said input plate of said first input capacitor to said input node during a first time period, and connecting said input plate of said first input capacitor to a reference voltage during a second time period; a second switch means connecting said output plate of said first input capacitor to said inverting input terminal of said operational amplifier during a first time period, and connecting said output plate of said first input capacitor to a reference voltage during a second time period; a third switch means connecting said input plate of said second input capacitor to a reference voltage during a first time period, and connecting said input plate of said second input capacitor to said input node during a second time period; a fourth switch means connecting said output plate of said second input capacitor to a reference voltage during a first time period, and connecting said output plate of said second input capacitor to said inverting input terminal of said operational amplifier during a second time period; first and second feedback capacitors each with an input plate and output plate; said input plate of said first feedback capacitor connected to said output plate of said first input capacitor; fifth switch means connecting said output plate of first feedback capacitor to said output terminal of said operational amplifier during a first time period, and connecting said output plate of first feedback capacitor to a reference voltage during a second time period; said input plate of said second feedback capacitor connected to said output plate of said second input capacitor; sixth switch means connecting said output plate of said second feedback capacitor to a reference voltage during a first time period, and connecting said output plate of said second feedback capacitor to said output terminal of said operational amplifier during a second time period; whereby input and feedback paths for the operational amplifier are through first input and first feedback capacitor during a first time period, and through second input and second feedback capacitor during a second time period.
Claim 3
Dependent Claim 148 words
A switched capacitor amplifier as in claim 1 further comprising: a second input node; third and fourth input capacitors each with an input plate and output plate; a seventh switch means connecting said input plate of said third input capacitor to said second input node during a first time period, and connecting said input plate of said third input capacitor to a reference voltage during a second time period; an eighth switch means connecting said input plate of said fourth input capacitor to said second input node during a second time period, and connecting said input plate of said fourth input capacitor to a reference voltage during a first time period; said output plate of said third input capacitor connected to said output plate of said first input capacitor; and said output plate of said fourth input capacitor connected to said output plate of said second input capacitor.

References Cited (Backward Citations)

US4446438A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-02-21 1992-08-22 1993-02-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-02-21 1996-08-22 1997-02-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-02-21 2000-08-22 2001-02-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag