US4805227A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel pipeline image processor with 2×2 window architecture
Assignee: Honeywell Inc
•
Filing: 1987-08-13
•
Granted: 1989-02-14
•
Expires: 2007-08-13
Abstract
Abstract The present invention discloses an image processor which utilizes a neighborhood transformation module for performing a two by two window transformation. Further, the invention utilizes raster scan reversals in combination with the two by two window neighborhood transformation scheme to provide efficient transformations utilizing simple circuit components.
Inventors
- 👤 William W. Wehner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 19:48
CPC Classifications
G; G06; G06T; G06T1/00; G06T5/00; G06T5/20
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
272 words
An apparatus for image processing an n-column by m-row array of image data values where said data values correspond to an n-column by m-row image sensor array, and said data values are stored in addressable cells of an image data memory, said apparatus comprising: read out means for reading said image data memory and sequentially outputting a stored one of said data values of said image data memory for successive clock cycles of a first clock signal on a first output signal means in accordance with a selected raster line scan pattern of said image sensor array; data sequencing means having a first input means for receiving said stored data values on said first output signal means, and having second, third, fourth, and fifth output signal means, said data sequencing means concurrently outputting data values on said second, third, fourth, and fifth output signal means corresponding to four corner data values of a 2×2 window of said image sensor array, said four corner data values sequentially changing for successive clock cycles of said first clock signal in accordance with a sliding window which slides in a raster line scan pattern substantially similar to to said selected raster line scan pattern; and neighborhood transformation processor means having input means for receiving said four corner data values on said second, third, fourth, and fifth output signal means, and having a sixth output signal means, said processor means capable of performing a selected neighborhood transformation on said four corner data values, and said processor means sequentially outputting the result thereof on said sixth output signal means for successive clock cycles of said first clock signal.
Claim 2
Independent Claim
272 words
An apparatus for image processing an n-column by m-row array of image data values where said data values correspond to an n-column by m-row image sensor array, and said data values are stored in addressable cells of an image data memory, said apparatus comprising: read out means for reading said image data memory and sequentially outputting a stored one of said data values of said image data memory for successive clock cycles of a first clock signal on a first output signal means in accordance with a selected raster line scan pattern of said image sensor array; data sequencing means having a first input means for receiving said stored data values on said first output signal means, and having second, third, fourth, and fifth output signal means, said data sequencing means concurrently outputting data values on said second, third, fourth, and fifth output signal means corresponding to four corner data values of a 2×2 window of said image sensor array, said four corner data values sequentially changing for successive clock cycles of said first clock signal in accordance with a sliding window which slides in a raster line scan pattern substantially similar to to said selected raster line scan pattern; and neighborhood transformation processor means having input means for receiving said four corner data values on said second, third, fourth, and fifth output signal means, and having a sixth output signal means, said processor means capable of performing a selected neighborhood transformation on said four corner data values, and said processor means sequentially outputting the result thereof on said sixth output signal means for successive clock cycles of said first clock signal.
Claim 3
Dependent Claim
123 words
The apparatus of claim 1 where in said data sequencing means comprises: first and second storage registers, and a delay means, each having an input and output means, said input means of said first storage register adapted to be coupled to said first output signal means, said output means of said first storage register coupled to said input means of said delay means, and said output means of said delay means coupled to said input means of said second storage register, said input means of said first storage register, said delay means, and said second storage register serving as said second, third, and fourth output signal means, and said output means of said second storage register serving as said fifth output signal means.
Claim 4
Dependent Claim
39 words
The apparatus of claim 2 wherein said delay means provides delay substantially equal to an integer number of clock cycles wherein said integer is equal to the integer value of the number of columns in said array less 1.
Claim 5
Independent Claim
466 words
An apparatus for image processing an n-column by m-row array of image data values where said data values correspond to an n-column by m-row image sensor array, and said data values are stored in addressable cells of an image data memory, said apparatus comprising a plurality of neighborhood transformation modules having, read out means for reading said image data memory and sequentially outputting a stored one of said data values of said image data memory for successive clock cycles of a first clock signal on a first output signal means in accordance with a selected raster line scan pattern of p-columns by m-rows of a partitioned segment of said image sensor array, data sequencing means having a first input means for receiving said stored data values on said first output signal means, and having second, third, fourth, and fifth output signal means, said data sequencing means concurrently outputting data values on said second, third, fourth, and fifth output signal means corresponding to four corner data values of a 2×2 window of said image sensor array, said four corner data values sequentially changing for successive clock cycles of said first clock signal in accordance with a sliding window which slides in a raster line scan pattern substantially similar to said selected raster line scan pattern, output storage means coupled to said first input means for subsequentially storing edge data values of a selected one of said first and last columns of said p-column array, input storage means coupled to said output storage means of a selected one of a preceeding and following one of said plurality of neighborhood transformation modules for receiving edge data values stored in said output storage means, said input storage means including means for storing two successive edge data values of said selected one of said first and last columns, said input storage means including first and second edge data output means for outputting said two successive edge data values, switch means for selectively connecting said second, third, fourth, and fifth output signal means, and said first and second edge data output means onto first, second, third, and fourth switch output means, such that said first, second, third, and fourth switch output means represents four corner data values of said sliding window including those windows encompassing said edge data of a selected one of a preceeding and following one of said partitioned segments, and neighborhood transformation processor means having input means for receiving said four corner data values on said first, second, third, and fourth switch output means, and having a sixth output means, said processor means capable of performing a selected neighborhood transformation on said four corner data values, and said processor means sequentially outputting the result thereof on said sixth output means for successive clock cycles of said first clock signal.
Claim 6
Independent Claim
466 words
An apparatus for image processing an n-column by m-row array of image data values where said data values correspond to an n-column by m-row image sensor array, and said data values are stored in addressable cells of an image data memory, said apparatus comprising a plurality of neighborhood transformation modules having, read out means for reading said image data memory and sequentially outputting a stored one of said data values of said image data memory for successive clock cycles of a first clock signal on a first output signal means in accordance with a selected raster line scan pattern of p-columns by m-rows of a partitioned segment of said image sensor array, data sequencing means having a first input means for receiving said stored data values on said first output signal means, and having second, third, fourth, and fifth output signal means, said data sequencing means concurrently outputting data values on said second, third, fourth, and fifth output signal means corresponding to four corner data values of a 2×2 window of said image sensor array, said four corner data values sequentially changing for successive clock cycles of said first clock signal in accordance with a sliding window which slides in a raster line scan pattern substantially similar to said selected raster line scan pattern, output storage means coupled to said first input means for subsequentially storing edge data values of a selected one of said first and last columns of said p-column array, input storage means coupled to said output storage means of a selected one of a preceeding and following one of said plurality of neighborhood transformation modules for receiving edge data values stored in said output storage means, said input storage means including means for storing two successive edge data values of said selected one of said first and last columns, said input storage means including first and second edge data output means for outputting said two successive edge data values, switch means for selectively connecting said second, third, fourth, and fifth output signal means, and said first and second edge data output means onto first, second, third, and fourth switch output means, such that said first, second, third, and fourth switch output means represents four corner data values of said sliding window including those windows encompassing said edge data of a selected one of a preceeding and following one of said partitioned segments, and neighborhood transformation processor means having input means for receiving said four corner data values on said first, second, third, and fourth switch output means, and having a sixth output means, said processor means capable of performing a selected neighborhood transformation on said four corner data values, and said processor means sequentially outputting the result thereof on said sixth output means for successive clock cycles of said first clock signal.
Claim 7
Dependent Claim
122 words
The apparatus of claim 4 wherein said switch means includes: means for selectively connecting said second, third, fourth, and fifth output signal means onto first, second, third, and fourth switch output means, respectively, for each line of said raster line scan of said window not requiring edge data from a selected one of a preceeding and following one of said segments, and means for selectively connecting (i) said first and second edge data output means to said first and third switch output means, respectively, and (ii) said second and fourth output signal means to said second and fourth switch output means, respectively, at those times at the end of each line of said raster line scan of said window requiring edge data.
Claim 8
Dependent Claim
123 words
The apparatus of claim 4 where in said data sequencing means comprises: first and second storage registers, and a delay means, each having an input and output means, said input means of said first storage register adapted to be coupled to said first output signal means, said output means of said first storage register coupled to said input means of said delay means, and said output means of said delay means coupled to said input means of said second storage register, said input means of said first storage register, said delay means, and said second storage register serving as said second, third, and fourth signal output means, and said output means of said second storage register serving as said fifth signal output means
Claim 9
Dependent Claim
39 words
The apparatus of claim 6 wherein said delay means provides delay substantially equal to an integer number of clock cycles wherein said integer is equal to the integer value of the number of columns in said array less 1.
Claim 10
Dependent Claim
15 words
The apparatus of claim 6 wherein said output storage means is a first shift register.
Claim 11
Dependent Claim
142 words
The apparatus of claim 8 wherein: said input storage means includes a second shift register and a third storage register, each having an input means and an output means, the output means of said second shift register being coupled to said input means of said third storage register, said output means of said second shift register providing said second edge data output means, and said output of said third storage register providing said first edge data output means; and said apparatus further comprising a timing control means for, (i) serially shifting said edge data value stored in said first shift register into said input storage means second shift register, in response to an enabling signal, and (ii) transferring the output of said second shift register into said third storage register in response to a command signal presented to said third storage register.
Claim 12
Independent Claim
446 words
An apparatus for image processing an n-column by m-row array of image data values where said data values correspond to an n-column by m-row image sensor array, and said data values are stored in addressable cells of an image data memory, said apparatus comprising a plurality of neighborhood transformation modules having, read out means for reading said image data memory and sequentially outputting a stored one of said data values of said image data memory for successive clock cycles of a first clock signal on a first output signal means in accordance with a selected raster line scan pattern of p-columns by m-rows of a partitioned segment of said image sensor array, data sequencing means having a first input means for receiving said stored data values on said first output signal means, and having second, third, fourth, and fifth output signal means, said data sequencing means concurrently outputting data values on said second, third, fourth, and fifth output signal means corresponding to four corner data values of a 2×2 window of said image sensor array, said four corner data values sequentially changing for successive clock cycles of said first clock signal in accordance with a sliding window which slides in a raster line scan pattern substantially similar to said selected raster line scan pattern, input storage means coupled to a selected one of a preceeding and following one of said plurality of neighborhood transformation modules for receiving edge data values of a selected one of said first and last columns of said p-column array of said partitioned segment associated therewith, said input storage means including means for storing two successive edge data values of said selected one of said first and last columns, said input storage means including first and second edge data output means for outputting said two successive edge data values, switch means for selectively connecting said second, third, fourth, and fifth output signal means , and said first and second edge data output means onto first, second, third, and fourth switch output means, such that said first, second, third, and fourth switch output means represents four corner data values of said sliding window including those windows encompassing said edge data of a selected one of a preceeding and following one of said segments, and neighborhood transformation processor means having input means for receiving said four corner data values on said first, second, third, and fourth switch output means, and having a sixth output means, said processor means capable of performing a selected neighborhood transformation on said four corner data values, and said processor means sequentially outputting the result thereof on said sixth output means for successive clock cycles of said first clock signal.
Claim 13
Independent Claim
446 words
An apparatus for image processing an n-column by m-row array of image data values where said data values correspond to an n-column by m-row image sensor array, and said data values are stored in addressable cells of an image data memory, said apparatus comprising a plurality of neighborhood transformation modules having, read out means for reading said image data memory and sequentially outputting a stored one of said data values of said image data memory for successive clock cycles of a first clock signal on a first output signal means in accordance with a selected raster line scan pattern of p-columns by m-rows of a partitioned segment of said image sensor array, data sequencing means having a first input means for receiving said stored data values on said first output signal means, and having second, third, fourth, and fifth output signal means, said data sequencing means concurrently outputting data values on said second, third, fourth, and fifth output signal means corresponding to four corner data values of a 2×2 window of said image sensor array, said four corner data values sequentially changing for successive clock cycles of said first clock signal in accordance with a sliding window which slides in a raster line scan pattern substantially similar to said selected raster line scan pattern, input storage means coupled to a selected one of a preceeding and following one of said plurality of neighborhood transformation modules for receiving edge data values of a selected one of said first and last columns of said p-column array of said partitioned segment associated therewith, said input storage means including means for storing two successive edge data values of said selected one of said first and last columns, said input storage means including first and second edge data output means for outputting said two successive edge data values, switch means for selectively connecting said second, third, fourth, and fifth output signal means , and said first and second edge data output means onto first, second, third, and fourth switch output means, such that said first, second, third, and fourth switch output means represents four corner data values of said sliding window including those windows encompassing said edge data of a selected one of a preceeding and following one of said segments, and neighborhood transformation processor means having input means for receiving said four corner data values on said first, second, third, and fourth switch output means, and having a sixth output means, said processor means capable of performing a selected neighborhood transformation on said four corner data values, and said processor means sequentially outputting the result thereof on said sixth output means for successive clock cycles of said first clock signal.
Claim 14
Dependent Claim
122 words
The apparatus of claim 10 wherein said switch means includes: means for selectively connecting said second, third, fourth, and fifth output signal means onto first, second, third, and fourth switch output means, respectively, for each line of said raster line scan of said window not requiring edge data from a selected one of a preceeding and following one of said segments, and means for selectively connecting (i) said first and second edge data output means to said first and third switch output means, respectively, and (ii) said second and fourth output signal means to said second and fourth switch output means, respectively, at those times at the end of each line of said raster line scan of said window requiring edge data.
Claim 15
Dependent Claim
123 words
The apparatus of claim 10 where in said data sequencing means comprises: first and second storage registers, and a delay means, each having an input and output means, said input means of said first storage register adapted to be coupled to said first output signal means, said output means of said first storage register coupled to said input means of said delay means, and said output means of said delay means coupled to said input means of said second storage register, said input means of said first storage register, said delay means, and said second storage register serving as said second, third, and fourth signal output means, and said output means of said second storage register serving as said fifth signal output means
Claim 16
Dependent Claim
39 words
The apparatus of claim 12 wherein said delay means provides delay substantially equal to an integer number of clock cycles wherein said integer is equal to the integer value of the number of columns in said array less 1.
Claim 17
Dependent Claim
14 words
The apparatus of claim 12 wherein said input storage means is a shift register.
Claim 18
Dependent Claim
56 words
The apparatus of claim 14 wherein: said input storage means includes a third storage register, each having an input means and an output means, the output means of said shift register being coupled to said input means of said third storage register, said output means of said shift register providing said second edge data output means.
References Cited (Backward Citations)
US4167728A
Cited
US4574394A
Cited
US4484349A
Cited
US4689823A
Cited
US4601055A
Cited
US4685144A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-02-14 | 1992-08-15 | 1993-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-02-14 | 1996-08-15 | 1997-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-02-14 | 2000-08-15 | 2001-02-14 | $7700.00 | Window Closed / Lapsed |