Local area network operating on the multiple bus system

Claim 2

A local area network operating on a multiple bus system with a plurality of interface modules connected between said multiple bus system and a plurality of data-processing/generating subsystems, wherein each of said interface modules is provided with buffer memory means, a local distribution circuit, and a host interface unit through which each of said subsystems is connected to one of said interface modules, wherein each interface module includes: a plurality of independently operating bus adapters, each comprising a transmitting and receiving channel connected to one line of said multiple bus system for receiving and transmitting data signifying the system time applicable to said network, and a multiplexer; said buffer memory means being within the respective bus adapters and connected to the multiplexer therein through an internal bus line, and, being locally controlled; a local bus interconnecting said local distribution circuit, said host interference unit and said buffer memory means; means within each bus adapter to detect whether the line of the multiple bus system to which it is connected is free, and to transmit data stored in said buffer memory means to such line of said multiple bus system as soon as such line is free; and respective auxiliary clock means in the respective bus adapters connected between said internal bus line and said local distribution circuit, each of said auxiliary clock means providing a time count which resets to zero value in response to each transmission of system time data by the associated bus adapter.

Claim 3

A local area network operating on a multiple bus system with a plurality of interface modules connected between said multiple bus system and a plurality of data-processing/generating subsystems, wherein each of said interface modules is provided with buffer memory means, a local distribution circuit, and a host interference unit through which each of said subsystems is connected to one of said interface modules, wherein each interface module includes: a plurality of independently operating bus adapters each having a transmitting and receiving channel connected to one line of said multiple bus system and a multiplexer; said buffer memory means being within the respective bus adapters and connected to the multiplexer therein through an internal bus line, and being locally controlled; a local bus interconnecting said local distribution circuit, said host interface unit and said buffer memory means; means within each bus adapter to detect whether the line of the multiple bus system to which it is connected is free, and to transmit data stored in said buffer memory means to such line of said multiple bus system as soon as such line is free; and means to generate data in said transmitting channel concerning the system time applicable to the network, such means comprising; a clock circuit in each bus adapter and connected to said local bus therein, said clock circuit counting clock time; means for storing the clock time so counted in said locally controlled buffer memory means; and means for refreshing the clock time of said clock circuit at the moment said line of the multiple bus system to which such bus adapter is connected is detected as free.

Claim 4

A local area network operating on a multiple bus system with a plurality of interface modules connected between said multiple bus system and a plurality of data-processing/generating subsystems, wherein each of said interface modules is provided with buffer memory means, a local distribution circuit, and a host interference unit through which each of said subsystems is connected to one of said interface modules, wherein each interface module includes: a plurality of independently operating bus adapters each having a transmitting and receiving channel connected to one line of said multiple bus system and a multiplexer; said buffer memory means being within the respective bus adapters and connected to the multiplexer therein through an internal bus line, and being locally controlled; a local bus interconnecting said local distribution circuit, said host interface unit and said buffer memory means; means within each bus adapter to detect whether the line of the multiple bus system to which it is connected is free, and to transmit data stored in said buffer memory means to such line of said multiple bus system as soon as such line is free; and means to generate data in said transmitting channel concerning the system time applicable to the network, such means comprising; a clock circuit in each bus adapter and connected to said local bus therein, said clock circuit counting clock time; means for storing the clock time so counted in said locally controlled buffer memory means; and means for refreshing the clock time of said clock circuit at the moment said line of the multiple bus system to which such bus adapter is connected is detected as free.