← Back to Patent Explorer
US4798983A Expired / Lapsed US ⏱️ 0.0 years remaining

Driving circuit for cascode BiMOS switch

Assignee: Mitsubishi Electric Corp
•
Filing: 1987-05-21
•
Granted: 1989-01-17
•
Expires: 2007-05-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A driving circuit for driving a cascode bype BiMOS switch which includes a bipolar transistor whose collector is connected through a load to a positive electrode of a power source and a field effect transistor whose drain is connected to an emitter of the bipolar transistor and whose source is connected to a negative electrode of the power source. The driving circuit comprises an n.p series body formed by connecting an n-channel field effect transistor in series relation with a p-channel field effect transistor, wherein a mid-point to the n.p series body is connected to a base of the bipolar transistor. A drain and a source of the n-channel field effect transistor are connected to a D.C. power source and the mid-point, respectively. A drain and a source of the p-channel field effect transistor are connected to the mid-point and the negative electrode of the power source, and a gate of the field effect transistor and gates of the n-channel and p-channel field effect transistors are connected to an input terminal, whereby the cascode type BiMOS switch is driven by a single positive or negative signal.

Inventors

  • 👤 Satoshi Mori

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:04
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/567

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 186 words
A driving circuit for driving a cascode type BiMOS switch including a bipolar transistor whose collector is connected through a load to a positive electrode of a power source and a field effect transistor whose drain is connected to an emitter of said bipolar transistor and whose source is connected to a negative electrode of said power source, said driving circuit comprising an n.p series body formed by connecting ann-channel field effect transistor in series relation with a p-channel field effect transistor, wherein a mid-point of said n.p series body is connected to a base of said bipolar transistor, and a drain and a source of said n-channel field effect transistor are connected to a D.C. power source and said mid-point, respectively, and a drain and a source of said p-channel field effect transistor are connected to said mid-point and said negative electrode of said power source, and a gate of said field effect transistor and gates of said n-channel and p-channel field effect transistors are connected to an input terminal, whereby said cascode type BiMOS switch is driven by a single positive or negative signal.
Claim 2
Dependent Claim 186 words
A driving circuit for driving a cascode type BiMOS switch including a bipolar transistor whose collector is connected through a load to a positive electrode of a power source and a field effect transistor whose drain is connected to an emitter of said bipolar transistor and whose source is connected to a negative electrode of said power source, said driving circuit comprising an n.p series body formed by connecting ann-channel field effect transistor in series relation with a p-channel field effect transistor, wherein a mid-point of said n.p series body is connected to a base of said bipolar transistor, and a drain and a source of said n-channel field effect transistor are connected to a D.C. power source and said mid-point, respectively, and a drain and a source of said p-channel field effect transistor are connected to said mid-point and said negative electrode of said power source, and a gate of said field effect transistor and gates of said n-channel and p-channel field effect transistors are connected to an input terminal, whereby said cascode type BiMOS switch is driven by a single positive or negative signal.

References Cited (Backward Citations)

US3963946A Cited
US4551643A Cited
US4651035A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-01-17 1992-07-18 1993-01-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-01-17 1996-07-18 1997-01-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-01-17 2000-07-18 2001-01-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag