Patent US3394316A successfully refreshed from Google Patents.
US4797883A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Encoding or decoding circuit for time division multiplex and simultaneous signals
Assignee: US Philips Corp
•
Filing: 1986-03-17
•
Granted: 1989-01-10
•
Expires: 2006-03-17
Abstract
Abstract A circuit includes shift registers (SR1, SR2, SR3) having different write and read rates under the control of clock pulses of different frequencies so that they form part of a signal compression or signal expansion circuit for encoding from simultaneous signals to the time division multiplex signal and for decoding from the time division multiplex signal to the simultaneous signals, respectively. The circuit is an integrated circuit (IC) having shift registers (SR1, SR2, SR3) suitable for both series-in, parallel-out and parallel-in, series-out operation. The shift register (SR1) with the greatest number of register stages is coupled to parallel connections of at least two further shift registers (SR2, SR3) via a through-connection circuit SC1 for a parallel bi-directional connection of the register stages. The series inputs and series outputs of at least the three shift registers are each coupled to a connection terminal of the integrated circuit (IC).
Inventors
- 👤 Uwe E. Kraus
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 01:27
CPC Classifications
H; H03; H03M; H03M9/00; H04; H04J; H04J3/00; H04J3/16; H04J3/1605; H04N; H04N11/00; H04N11/06; H04N11/20; H04N11/22
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
180 words
An encoding or decoding circuit for encoding from simultaneous signals to a time division multiplex signal or for decoding from the time division multiplex signal to the simultaneous signals, respectively, comprising a signal compression or expansion circuit, respectively, said compression or expansion circuit including at least three shift registers, each individual shift register having one of at least three different sets of write and read rates under the control of clock pulses of different frequencies, characterized in that said encoding or decoding circuit is constituted as an integrated circuit, said shift registers are suitable for both series-in, parallel-out and parallel-in, series-out operation, a first shift register having the largest number of register stages, which stages are coupled to parallel connections of at least a second and a third shift register via a through-connection circuit for parallel, bi-directional connection of the register stages of said first shift register to the other shift registers, the series inputs and series outputs of at least the first, second and third shift registers each being coupled to a separate connection terminal of the integrated circuit.
Claim 2
Dependent Claim
180 words
An encoding or decoding circuit for encoding from simultaneous signals to a time division multiplex signal or for decoding from the time division multiplex signal to the simultaneous signals, respectively, comprising a signal compression or expansion circuit, respectively, said compression or expansion circuit including at least three shift registers, each individual shift register having one of at least three different sets of write and read rates under the control of clock pulses of different frequencies, characterized in that said encoding or decoding circuit is constituted as an integrated circuit, said shift registers are suitable for both series-in, parallel-out and parallel-in, series-out operation, a first shift register having the largest number of register stages, which stages are coupled to parallel connections of at least a second and a third shift register via a through-connection circuit for parallel, bi-directional connection of the register stages of said first shift register to the other shift registers, the series inputs and series outputs of at least the first, second and third shift registers each being coupled to a separate connection terminal of the integrated circuit.
Claim 3
Dependent Claim
55 words
An encoding or decoding circuit as claimed in claim 1, characterized in that the series inputs of at least said first, second and third shift registers are capable of receiving a direct voltage, the absence or presence of a determined direct voltage determining the series-in, parallel-out or parallel-in, series-out operation, respectively, of the shift registers.
Claim 4
Dependent Claim
69 words
An encoding or decoding circuit as claimed in claim 1 or 2, characterized in that the integrated circuit includes a controllable switching circuit having two selection contacts, each coupled to an associated connection terminal of the integrated circuit, a master contact coupled to a series input of one of second or third shift registers and a switching control contact coupled to a further connection terminal of the integrated circuit.
Claim 5
Dependent Claim
76 words
An encoding or decoding circuit as claimed in claim 2, characterized in that the integrated circuit additionally has two series-in, series-out shift registers with a shunt connection, whose series inputs can be alternately connected via associated further controllable switching circuits to the series output of one of said second or third shift registers and to a connection terminal of the integrated circuit suitable for direct voltage supply through which the shift register shunt connection is in-operative.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-10 | 1992-07-11 | 1993-01-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-10 | 1996-07-11 | 1997-01-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-10 | 2000-07-11 | 2001-01-10 | $7700.00 | Window Closed / Lapsed |