← Back to Patent Explorer
US4796069A Expired / Lapsed US ⏱️ 0.0 years remaining

Schottky diode having limited area self-aligned guard ring and method for making same

Assignee: International Business Machines Corp
•
Filing: 1987-06-18
•
Granted: 1989-01-03
•
Expires: 2007-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is disclosed for fabricating a small area, self aligned guard ring in a Schottky barrier diode. A vertically-walled hole is anisotropically etched completely through a dielectric layer on a silicon substrate. A layer of doped polycrystalline silicon is deposited over the apertured dielectric layer. The polycrystalline silicon is reactively ion etched away to leave only a lining about the perimeter of the hole in the dielectric layer. The structure is heated to diffuse the dopant from the lining into the substrate. Schottky diode metal is deposited on the substrate exposed through the lined aperture in the dielectric layer.

Inventors

  • 👤 Narasipur G. Anantha
  • 👤 Harsaran S. Bhatia
  • 👤 Santosh P. Gaur
  • 👤 John L. Mauer, IV

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 02:50
CPC Classifications
H; H10; H10D; H10D8/00; H10D8/60

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 84 words
A self-aligned guard ring Schottky barrier diode comprising a dielectric layer of a first thickness on a silicon substrate, said layer having a substantially vertically walled hole therein, a doped silicon lining about the perimeter of said hole, said lining being of uniform horizontal width thickness in the range from about 1000 Å to about 3000 Å and being spaced from the perimeter of said hole by a lining of dielectric material, and Schottky barrier contact metal on said substrate exposed within said lining.
Claim 2
Dependent Claim 84 words
A self-aligned guard ring Schottky barrier diode comprising a dielectric layer of a first thickness on a silicon substrate, said layer having a substantially vertically walled hole therein, a doped silicon lining about the perimeter of said hole, said lining being of uniform horizontal width thickness in the range from about 1000 Å to about 3000 Å and being spaced from the perimeter of said hole by a lining of dielectric material, and Schottky barrier contact metal on said substrate exposed within said lining.
Claim 3
Dependent Claim 20 words
The diode defined in claim 1 wherein said thickness of said dielectric layer is not greater than about 5000 Å.

References Cited (Backward Citations)

US101201A Cited
US3907617A Cited
JPS54161887A Cited
US4209349A Cited
UST101201I4 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-01-03 1992-07-04 1993-01-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-01-03 1996-07-04 1997-01-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-01-03 2000-07-04 2001-01-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag