← Back to Patent Explorer
US4796067A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having a superlattice structure

Assignee: Canon Inc
•
Filing: 1986-02-11
•
Granted: 1989-01-03
•
Expires: 2006-02-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device having a plurality of laminated semiconductor layers in which a current flows in the direction of lamination. A superlattice layer is formed in at least one of the layers and the potential of the quantum well of the superlattice layer is lower than the potential of the semiconductor layer in which the superlattice layer is formed. The potential of the barrier of the superlattice layer is higher than the potential of the semiconductor layer in which said superlattice layer is formed.

Inventors

  • 👤 Akira Shimizu
  • 👤 Toshitami Hara
  • 👤 Hidetoshi Nojiri
  • 👤 Isao Hakamada
  • 👤 Seiichi Miyazawa
  • 👤 Yoshinobu Sekiguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 10:08
CPC Classifications
B; B82; B82Y; B82Y20/00; H; H01; H01S; H01S5/00; H01S5/30; H01S5/34; H01S5/343; H01S5/34313; H10; H10D; H10D10/00; H10D10/80; H10D10/821; H10D10/881; H10D30/00; H10D30/80; H10D30/87; H10D30/871; H10D62/00; H10D62/80; H10D62/81; H10D62/815; H10D62/8161; H10D62/8162; H10D62/8164; H01S5/3432

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 87 words
A semiconductor device comprising a plurality of laminated semiconductor layers adapted to receive a current flowing in the direction of lamination, and a semiconductor superlattice layer formed in at least one of said layers, wherein the potential of a quantum well of said superlattice layer is lower than the potential of the semiconductor layer in which said superlattice layer is formed, and the potential of a barrier of said superlattice layer is higher than the potential of the semiconductor layer in which said superlattice layer is formed.
Claim 2
Dependent Claim 87 words
A semiconductor device comprising a plurality of laminated semiconductor layers adapted to receive a current flowing in the direction of lamination, and a semiconductor superlattice layer formed in at least one of said layers, wherein the potential of a quantum well of said superlattice layer is lower than the potential of the semiconductor layer in which said superlattice layer is formed, and the potential of a barrier of said superlattice layer is higher than the potential of the semiconductor layer in which said superlattice layer is formed.
Claim 3
Dependent Claim 55 words
A semiconductor device according to claim 1, wherein said semiconductor device is a semiconductor laser comprising a substrate, a laser active layer and clad layers sandwiching said active layer formed on a substrate, said clad layers having a higher potential than said active layer, and wherein said superlattice layer is formed in said clad layers.
Claim 4
Dependent Claim 70 words
A semiconductor device according to claim 2, wherein the normal energy level of the superlattice layer is substantially equal to the potential in the clad layers in which the superlattice layer is formed and wherein the width of the normal sub band in the superlattice layer is sufficiently wide for an electron incident from one clad layer to easily pass through the superlattice layer to reach the other clad layer.
Claim 5
Dependent Claim 39 words
A semiconductor device according to claim 1, wherein said semiconductor device is a transistor comprising a substrate, a collector layer formed on said substrate and in which said superlattice layer is formed, a base layer, and an emitter layer.
Claim 6
Dependent Claim 36 words
A semiconductor device according to claim 1, wherein said semiconductor device is a field effect transistor comprising a substrate, a drain layer in which said superlattice layer is formed, a gate layer, and a source layer.

References Cited (Backward Citations)

US4525687A Cited
US4528464A Cited
US4644553A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-01-03 1992-07-04 1993-01-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-01-03 1996-07-04 1997-01-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-01-03 2000-07-04 2001-01-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag