← Back to Patent Explorer
US4794348A Expired / Lapsed US ⏱️ 0.0 years remaining

Linear wideband differential amplifier and method for linearizing the same

Assignee: NXP USA Inc
•
Filing: 1988-04-15
•
Granted: 1988-12-27
•
Expires: 2008-04-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A wideband linearized amplifier includes first and second differential amplifier sections each including differentially connected first and second pairs of transistors and a linearizing element coupled between the emitters of first ones of the second pair of transistors of each of the first and second differential amplifier sections which cancels the non-linear effects of the base-emitter junctions of the transistors of the amplifier. The bases of the first pair of transistors of the first and second differential amplifier sections are respectively coupled to differential inputs of the amplifier while the bases of the second pair of transistors of the first and second differential amplifier sections are coupled to a reference potential. The collectors of the first pair of transistors and the first transistor of the second pair of transistors of the first differential amplifier section and the collector of the second one of the second pair of transistors of the second differential amplifier section are coupled to a first output of the amplifier while the collectors of the first pair of transistors and the first one of the second pair of transistors of the second differential amplifier section and the collector of the second one of the second pair of transistors of the first differential amplifier section are coupled to a second output of the amplifier.

Inventors

  • 👤 Michael McGinn

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 02:29
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/32; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/45197; H03F1/3211

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 239 words
An amplifier, comprising: a first differential amplifier section including first and second differentially connected transistor pairs, the bases of the first pair of transistors being coupled to a first input of the amplifier, the bases of the second pair of transistors being coupled to a terminal to which a reference potential is supplied, the collectors of the first pair of transistors and a first one of the second pair of transistors being coupled to a first output of the amplifier and the collector of the second one of the second pair of transistors being coupled to a second output of the amplifier; a second differential amplifier section including first and second differentially connected transistor pairs, the bases of the first pair of transistors being coupled to a second input of the amplifier, the bases of the second pair of transistors being coupled to said terminal, the collectors of the first pair of transistors and a first one of said second pair of transistors being coupled to said second output of the amplifier and the collector of the second one of said second pair of transistors being coupled to said first output of the amplifier; and circuit means coupled between the emitters of said first transistors of said second pair of transistors respectively of said first and second differential amplifier sections for providing a signal which cancels the non-linear effects of the base-emitter junctions of said taansistors of the amplifier.
Claim 2
Dependent Claim 239 words
An amplifier, comprising: a first differential amplifier section including first and second differentially connected transistor pairs, the bases of the first pair of transistors being coupled to a first input of the amplifier, the bases of the second pair of transistors being coupled to a terminal to which a reference potential is supplied, the collectors of the first pair of transistors and a first one of the second pair of transistors being coupled to a first output of the amplifier and the collector of the second one of the second pair of transistors being coupled to a second output of the amplifier; a second differential amplifier section including first and second differentially connected transistor pairs, the bases of the first pair of transistors being coupled to a second input of the amplifier, the bases of the second pair of transistors being coupled to said terminal, the collectors of the first pair of transistors and a first one of said second pair of transistors being coupled to said second output of the amplifier and the collector of the second one of said second pair of transistors being coupled to said first output of the amplifier; and circuit means coupled between the emitters of said first transistors of said second pair of transistors respectively of said first and second differential amplifier sections for providing a signal which cancels the non-linear effects of the base-emitter junctions of said taansistors of the amplifier.
Claim 3
Dependent Claim 17 words
The amplifier of claim 1 wherein said circuit means includes a resistor having a first resistance value.
Claim 4
Dependent Claim 78 words
The amplifier of claim 2 wherein said first differential amplifier section includes: a first resistor coupled between the emitters of the first one of said first pair of transistors and said second one of said second pair of transistors having a predetermined resistance value; and a second resistor coupled between the emitters of the second one of said first pair of transistors and the said first transistor of said second pair of transistors having said predetermined resistance value.
Claim 5
Dependent Claim 74 words
The amplifier of claim 3 wherein said second differential amplifier section includes: a first resistor coupled between the emitters one of said first pair of transistors and said second transistor of said second pair of transistors having said predetermined resistance value; and a second resistor coupled between the emitters of the second one of said first pair of transistors and said first transistor of said second pair of transistors having said predetermined resistance value.
Claim 6
Dependent Claim 35 words
The amplifier of claim 4 wherein said resistance value of said first and second resistors of said first and second differential amplifier sections is twice said resistance value of said resistor of said circuit means.
Claim 7
Dependent Claim 31 words
The amplifier of claim 5 including current supply means coupled to the emitters of said transistors of said first and second differential amplifier sections for sourcing a substantially constant current therethrough.

References Cited (Backward Citations)

US4748420A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-12-27 1992-06-27 1992-12-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-12-27 1996-06-27 1996-12-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-12-27 2000-06-27 2000-12-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag