Error correction system

Claim 2

An error correction system for use with a storage, using a first parity check matrix H having Q-bit random error correction capability in which data of a plurality of bits is written in said storage in the form of a coded work having a plurality of check bits which are produced in accordance with said first parity check matrix H, and a random error of not more than Q bits contained in a corresponding work read from the storage is corrected on the basis of a plurality of syndrome bits produced in accordance with said first parity check matrix H, said error correction system comprising: means for generating a second parity check matrix H' by adding unit matrices each formed of l×l bit (where l>Q) to said first parity check matrix H, said second parity check matrix providing l-bit block error correction capability means, associated with said generating means, for producing the check bits and the syndrome bits in accordance with the generated second parity check matrix H' substituted for said first parity check matrix H, to correct a block error of not more than l bits and/or a random error of not more than Q bits.

Claim 3

An error correction system including a storage and means for writing a data D of a plurality of bits in said storage in the form of a coded word W having as an end portion thereof a plurality of check bits C which are produced in accordance with a predetermined parity check matrix H, in order to correct a random error which is contained in a corresponding word W' read out of the storage and includes at most Q bits, on the basis of a plurality of syndrome bits which are produced in accordance with the predetermined parity check matrix H, comprising: check bit generation means for adding a plurality of unit matrices to said predetermined parity check matrix H to generate a parity check matrix H' and deliver a plurality of check bits on the basis of the parity check matrix H', said unit matrix being formed of l×l bits (where l>Q); a combining circuit for adding said check bits from said check bit generation means to said data D to be written to generate a coded word W and store said coded word W into said storage; said storage storing said coded word W therein including means for outputting a coded word W' corresponding to the stored word W; syndrome bit generation means coupled to the output of said storage for producing a syndrome S' on the basis of the coded word W' from said storage; error determination means responsive to said syndrome bit generation means for determining an error value e on the basis of the syndrome S'; and error correction means coupled to the outputs of said storage and said error determination means for generating a corrected coded word W on the basis of said coded word W' and said determined error value e to permit l-bit block error correction and/or Q random error correction.

Claim 4

An error correction system including a storage and means for writing a data D of a plurality of bits in said storage in the form of a coded word W having as an end portion thereof a plurality of check bits C which are produced in accordance with a predetermined parity check matrix H, in order to correct a random error which is contained in a corresponding word W' read out of the storage and includes at most Q bits, on the basis of a plurality of syndrome bits which are produced in accordance with the predetermined parity check matrix H, comprising: check bit generation means for adding a plurality of unit matrices to said predetermined parity check matrix H to generate a parity check matrix H' and deliver a plurality of check bits on the basis of the parity check matrix H', said unit matrix being formed of l×l bits (where l>Q); a combining circuit for adding said check bits from said check bit generation means to said data D to be written to generate a coded word W and store said coded word W into said storage; said storage storing said coded word W therein including means for outputting a coded word W' corresponding to the stored word W; syndrome bit generation means coupled to the output of said storage for producing a syndrome S' on the basis of the coded word W' from said storage; error determination means responsive to said syndrome bit generation means for determining an error value e on the basis of the syndrome S'; and error correction means coupled to the outputs of said storage and said error determination means for generating a corrected coded word W on the basis of said coded word W' and said determined error value e to permit l-bit block error correction and/or Q random error correction.

Claim 5

An error correction system according to claim 2, wherein said data D to be written is formed of 40 bits and said check bits include 16 bits, said unit matrix added to the predetermined parity check matrix H is formed of 4×4 bits, and said parity check matrix H' is a matrix H 4 as shown below ##EQU2##

Claim 6

An error correction system according to claim 2, wherein said check bit generation means is used in common with said syndrome bit generation means in operation.