← Back to Patent Explorer
US4756929A Expired / Lapsed US ⏱️ 0.0 years remaining

High density printing wiring

Assignee: Individual
•
Filing: 1984-12-14
•
Granted: 1988-07-12
•
Expires: 2004-12-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Densely packed high resolution printed wiring boards may be achieved by providing channels below grade in a substrate planar surface, thereby providing greater conductor width for closely spaced conductors. By mechanically removing the substrate surface between the channels, high virtual resolution is obtained with high quality conductors and insulation spacings of the order of about 0.003 inch, and with actual conductor widths of greater than 0.012 inch. Thus the packing density of printed wiring patterns may be increased significantly. Also the quality of conductor adherence and conductivity is improved. Thus a non-critical and inexpensive process unexpectedly provides an improved quality, more precise printed wiring pattern.

Inventors

  • 👤 Donald F. Sullivan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 17:27
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/10; H05K3/107; H05K3/18; H05K3/181; H05K3/182; H05K3/184; H05K3/22; H05K3/24; H05K3/241; H05K3/242; H05K3/30; H05K3/32; H05K3/34; H05K3/3452; H05K1/00; H05K1/02; H05K1/11; H05K1/117; H05K2201/00; H05K2201/09; H05K2201/09009; H05K2201/09036; H05K2201/09209; H05K2201/09372; H05K2201/09436; H05K2201/09654; H05K2201/09781; H05K2201/09818; H05K2201/09845; H05K2201/09927; H05K2201/09936; H05K2201/09981; H05K2203/00; H05K2203/02; H05K2203/025; H05K2203/05; H05K2203/0502; H05K2203/054; H05K2203/0548; H05K2203/056; H05K2203/0562; H05K2203/0571; H05K2203/0577; H05K2203/06; H05K2203/066; H05K2203/07; H05K2203/0756; H05K2203/0759; H05K3/0011; H05K3/0017; H05K3/0023; H05K3/02; H05K3/04; H05K3/045; H05K3/108; H05K3/46; H05K3/4644; H05K3/4661; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 211 words
The method of increasing the number of thin conductive layer printed wiring conductor lines that may be disposed on the surface of a printed wiring board insulating support body, comprising the steps of, disposing on said surface a layer of photopolymer, photo processing the photopolymer layer to produce a flat polymer outer surface with indented channels reaching to the surface of said insulating substrate thereby defining conductor paths by both two side wall surfaces on the polymer layer spanned by the substrate surface thereby to present significantly more surface area in the indented channels than afforded by the alternating flat ridge tops spaced between the conductor paths to define insulation spacings of precise dimensions between the conductor channels, and disposing on the indented channels the conductive lines comprising a surface coating of metallic electrical conductive material of predetermined thickness to produce thereby wider conductor lines more closely spaced together than possible on a flat surface with insulation spaces between the conductors and providing adjacent conductor lines that are less likely to short circuit by mechanically processing the flat ridge tops to assure that all conductive materials are removed therefrom in a manner without damage to the conductor lines on said side walls because of the flatness of the polymer outer surface.
Claim 2
Independent Claim 211 words
The method of increasing the number of thin conductive layer printed wiring conductor lines that may be disposed on the surface of a printed wiring board insulating support body, comprising the steps of, disposing on said surface a layer of photopolymer, photo processing the photopolymer layer to produce a flat polymer outer surface with indented channels reaching to the surface of said insulating substrate thereby defining conductor paths by both two side wall surfaces on the polymer layer spanned by the substrate surface thereby to present significantly more surface area in the indented channels than afforded by the alternating flat ridge tops spaced between the conductor paths to define insulation spacings of precise dimensions between the conductor channels, and disposing on the indented channels the conductive lines comprising a surface coating of metallic electrical conductive material of predetermined thickness to produce thereby wider conductor lines more closely spaced together than possible on a flat surface with insulation spaces between the conductors and providing adjacent conductor lines that are less likely to short circuit by mechanically processing the flat ridge tops to assure that all conductive materials are removed therefrom in a manner without damage to the conductor lines on said side walls because of the flatness of the polymer outer surface.
Claim 3
Dependent Claim 37 words
The method of claim 1 including the step of making the intended channels U-shaped of rectangular configuration by high resolution photo processing of a liquid photopolymer layer, thereby to maximize the width of the conductors disposed therein.
Claim 4
Dependent Claim 47 words
The method of claim 2 including the steps of making the depth of the indented channels greater than about 0.004 inch and the spacing between the channels closer than about 0.005 inch thereby to produce high packing density wiring configurations of a width of about 0.013 inch.
Claim 5
Dependent Claim 28 words
The method of claim 1 including the step of metallizing the surface in said indented channels to a thickness of about 0.0014 inch to form the conductor lines.
Claim 6
Independent Claim 121 words
The method of producing high density printed wiring boards having a plurality of closely spaced parallel conductors in a wiring pattern with conductor widths greater than the insulation spacing between adjacent conductors, comprising the steps of, providing on the surface of a substantially flat planar insulating printed wiring board surface a photopolymer layer, photoprinting in the photopolymer layer a plurality of channels extending below the photopolymer surface having a channel width substantially equal to the spacing on the photopolymer surface between the channels, and selectively covering the surface of said channels with a metallic conductor without disposing the conductor on the spacing of the photopolymer surface between the channels thereby to provide conductor lines wider than the spacing between the channels.
Claim 7
Independent Claim 121 words
The method of producing high density printed wiring boards having a plurality of closely spaced parallel conductors in a wiring pattern with conductor widths greater than the insulation spacing between adjacent conductors, comprising the steps of, providing on the surface of a substantially flat planar insulating printed wiring board surface a photopolymer layer, photoprinting in the photopolymer layer a plurality of channels extending below the photopolymer surface having a channel width substantially equal to the spacing on the photopolymer surface between the channels, and selectively covering the surface of said channels with a metallic conductor without disposing the conductor on the spacing of the photopolymer surface between the channels thereby to provide conductor lines wider than the spacing between the channels.

References Cited (Backward Citations)

US4374457A Cited
US4532152A Cited
US4526810A Cited
US4508753A Cited
GB2126428A Cited
US4528259A Cited
US4521449A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-07-12 1992-01-11 1992-07-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-07-12 1996-01-11 1996-07-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-07-12 2000-01-11 2000-07-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag