US4756005A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital signal regenerator arranged for fault location
Assignee: Nokia Bell Labs
•
Filing: 1986-05-27
•
Granted: 1988-07-05
•
Expires: 2006-05-27
Abstract
Abstract A digital signal regenerator, arranged for fault locating, receives a sequence of four-level signals representing first and second sequences of binary signals. When fault locating, the second sequence of binary signals is the same as the first sequence of binary signals but is delayed by n time slots. The received sequence of four-level signals is decoded into the first and second sequences of binary signals. Once decoded, the first sequence of binary signals is delayed by n time slots into a delayed first sequence of binary signals. The delayed first sequence of binary signals and the second sequence of binary signals are compared with each other. The comparator produces an error signal only when concurrent bits of the delayed first sequence of binary signals and of the second sequence of binary signals are different from one another.
Inventors
- 👤 Dennis A. Shedd
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:56
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/24; H04L1/245
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
140 words
A digital signal regenerator arranged for fault locating, the regenerator comprising means for receiving a sequence of four-level signals representing first and second sequences of binary signals, the second sequence of binary signals being the same as the first sequence of binary signals but delayed by n time slots; means for decoding the four-level sequence of signals into the first sequence of binary signals and the second sequence of binary signals; means for delaying the first sequence of binary signals by n time slots into a delayed first sequence of binary signals; and means for comparing the delayed first sequence of binary signals with the second sequence of binary signals to produce an error signal only when concurrent bits of the delayed first sequence of binary signals and of the second sequence of binary signals are different from one another.
Claim 2
Dependent Claim
140 words
A digital signal regenerator arranged for fault locating, the regenerator comprising means for receiving a sequence of four-level signals representing first and second sequences of binary signals, the second sequence of binary signals being the same as the first sequence of binary signals but delayed by n time slots; means for decoding the four-level sequence of signals into the first sequence of binary signals and the second sequence of binary signals; means for delaying the first sequence of binary signals by n time slots into a delayed first sequence of binary signals; and means for comparing the delayed first sequence of binary signals with the second sequence of binary signals to produce an error signal only when concurrent bits of the delayed first sequence of binary signals and of the second sequence of binary signals are different from one another.
Claim 3
Dependent Claim
31 words
A digital signal regenerator, in accordance with claim 1, further comprising means responsive to the error signal for determining an indication of a number of errors occurring during a predetermined interval.
Claim 4
Dependent Claim
112 words
A digital signal regenerator arranged for fault locating, the regenerator comprising means for regenerating a sequence of four-level signals; means for decoding the sequence of four-level signals into first and second sequences of binary signals, the second sequence of binary signals being the same as the first sequence of binary signals but delayed; means for delaying the first sequence of binary signals into a delayed first sequence of binary signals; and means for comparing the delayed first sequence of binary signals with the second sequence of binary signals to produce an error pulse when concurrent bits of the delayed first and the second sequences of binary signals are different from one another.
Claim 5
Dependent Claim
112 words
A digital signal regenerator arranged for fault locating, the regenerator comprising means for regenerating a sequence of four-level signals; means for decoding the sequence of four-level signals into first and second sequences of binary signals, the second sequence of binary signals being the same as the first sequence of binary signals but delayed; means for delaying the first sequence of binary signals into a delayed first sequence of binary signals; and means for comparing the delayed first sequence of binary signals with the second sequence of binary signals to produce an error pulse when concurrent bits of the delayed first and the second sequences of binary signals are different from one another.
Claim 6
Dependent Claim
25 words
A digital signal regenerator, in accordance with claim 3, further comprising means, responsive to the error pulse, for stretching the duration of the error pulse.
Claim 7
Dependent Claim
76 words
A digital signal regenerator, in accordance with claim 4, further comprising means, responsive to the stretched error pulse, for integrating the stretched error pulse into an integrated signal; and means, responsive to the integrated signal, for transmitting the stretched error pulse when the integrated signal has an amplitude less than a first predetermined level and for disabling transmission of the stretched error pulse when the integrated signal has an amplitude greater than a second predetermined level.
Claim 8
Dependent Claim
72 words
A digital signal regenerator, in accordance with claim 3, further comprising means, responsive to the error pulse, for integrating the error pulse into an integrated signal; and means, responsive to the integrated signal, for transmitting the error pulse when the integrated signal has an amplitude less than a first predetermined level and for disabling transmission of the error pulse when the integrated signal has an amplitude greater than a second predetermined level.
References Cited (Backward Citations)
US3987395A
Cited
US4077004A
Cited
US4022988A
Cited
US4270029A
Cited
US4278850A
Cited
US4257033A
Cited
US4301538A
Cited
US4317010A
Cited
US4319080A
Cited
US4604745A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-07-05 | 1992-01-04 | 1992-07-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-07-05 | 1996-01-04 | 1996-07-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-07-05 | 2000-01-04 | 2000-07-05 | $7700.00 | Window Closed / Lapsed |