← Back to Patent Explorer
US4748402A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit identifier tester for telecommunication pairs

Assignee: Individual
•
Filing: 1986-05-01
•
Granted: 1988-05-31
•
Expires: 2006-05-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A telecommunications circuit pairs identifier device that has a transmitter portion that is connected to a predetermined group of pairs at the trunk line termination point and a receiver that is plugged at each one of the jacks distributed in a given network. The transmitter continuously accesses each one of the circuit pairs by counting them and transmits, during the time of access or selection, the count for that particular jack. The receiver portion of the device is removably connectable to each jack and detects, decodes and displays the output sent so that a user can identify the pair in the jack with a particular predetermined pair termination.

Inventors

  • 👤 Valentine Sellati

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 14:28
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/50; G01R31/58; G01R31/60

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 226 words
A transmitter and receiver combination device for identifying a particular telecommunication circuit pair in a plurality of circuit pairs having each receiving and transmitting ends, comprising: A. counting means for sequentially and continuously generating a predetermined parallel coded output signal; B. means for selecting said circuit pairs connected to said means for counting so that each one of said pairs is selected sequentially and continuously according to the output of said counting means; C. means for converting said parallel coded output of said counting means to a serial coded output and adapted to send said serial output to said transmitting end of the circuit pair being selected during the time of selection through said means for selecting and said means for converting further including a universal asynchronous receiving and transmitting device having a parallel input port and a serial output port; D. means for removably connecting to each one of said receiving ends of said circuit pairs and including means for detecting the output of said counting means being continuously sent; E. means for decoding and displaying said detected output so that a particular circuit pair is identified according to said predetermined coded output signal; F. means for generating a second parallel coded output and multiplexer means for alternating said first and second parallel coded outputs and connected to said universal asynchronous receiving and transmitting device.
Claim 2
Dependent Claim 226 words
A transmitter and receiver combination device for identifying a particular telecommunication circuit pair in a plurality of circuit pairs having each receiving and transmitting ends, comprising: A. counting means for sequentially and continuously generating a predetermined parallel coded output signal; B. means for selecting said circuit pairs connected to said means for counting so that each one of said pairs is selected sequentially and continuously according to the output of said counting means; C. means for converting said parallel coded output of said counting means to a serial coded output and adapted to send said serial output to said transmitting end of the circuit pair being selected during the time of selection through said means for selecting and said means for converting further including a universal asynchronous receiving and transmitting device having a parallel input port and a serial output port; D. means for removably connecting to each one of said receiving ends of said circuit pairs and including means for detecting the output of said counting means being continuously sent; E. means for decoding and displaying said detected output so that a particular circuit pair is identified according to said predetermined coded output signal; F. means for generating a second parallel coded output and multiplexer means for alternating said first and second parallel coded outputs and connected to said universal asynchronous receiving and transmitting device.
Claim 3
Dependent Claim 21 words
The device set forth in claim 1 wherein said means for generating a second parallel coded output includes a thumbwheel switch.
Claim 4
Dependent Claim 40 words
The device set forth in claim 2 wherein said first UART device generates start and stop signals that are injected in said serial output signal so that said means for detecting said output can extract said serial coded output signal.

References Cited (Backward Citations)

US3742350A Cited
US3891811A Cited
US4384249A Cited
US4445086A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-05-31 1991-11-30 1992-05-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-05-31 1995-11-30 1996-05-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-05-31 1999-11-30 2000-05-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag