← Back to Patent Explorer
US4746921A Expired / Lapsed US ⏱️ 0.0 years remaining

Broadband signal space switching apparatus

Assignee: Siemens AG
•
Filing: 1986-10-27
•
Granted: 1988-05-24
•
Expires: 2006-10-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a broadband signal space switching apparatus, respective switching elements are controlled by respective decoder-controlled, crosspoint-associated memory cell and are respectively formed with a CMOS NOR gate and a CMOS NAND gate, each of which has a respective input connected to the appertaining signal input line and another respective input connected to the output or, respectively, to the complementary output of the memory cell. The two inputs of a CMOS push-pull output circuit are connected to the output of the CMOS NAND gate and to the output of the CMOS NOR gate, the output of the CMOS push-pull output circuit forming the output of the switching element. The two source electrodes of the CMOS push-pull output circuit are fed by two feed voltage sources corresponding to the CMOS logic levels.

Inventors

  • 👤 Ruediger Hofmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 04:03
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/52; H04Q3/521

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 221 words
In a broadband signal space switching device of the type in which a matrix of signal input lines and signal output lines form crosspoints, in which a respective switching element is connected to the signal input line and the signal output line of a respective crosspoint, the switching elements of said crosspoints being controllable by decoder-controlled crosspoint-associated memory elements which have first and second outputs, the improvement wherein each of said switching elements comprises: a complementary metal-oxide-semiconductor (CMOS) NOR gate connected across first and second CMOS voltage sources which correspond to CMOS voltage levels, and including a first signal input connected to the respective signal input line, and a second signal input connected to an output of the respective crosspoint-associated memory cell; a CMOS NAND gate connected across said CMOS voltage sources and including a first input connected to said signal input line and a second input connected to a complementary output of said memory cell; and a CMOS push-pull output circuit including an output connected to the respective signal output line, the control electrode of its one CMOS transistor connected to the output of said CMOS NAND gate and the second control electrode of the other transistor connected to the output of said CMOS NOR gate, said CMOS push-pull output circuit connected across said first and second CMOS voltage sources.
Claim 2
Dependent Claim 221 words
In a broadband signal space switching device of the type in which a matrix of signal input lines and signal output lines form crosspoints, in which a respective switching element is connected to the signal input line and the signal output line of a respective crosspoint, the switching elements of said crosspoints being controllable by decoder-controlled crosspoint-associated memory elements which have first and second outputs, the improvement wherein each of said switching elements comprises: a complementary metal-oxide-semiconductor (CMOS) NOR gate connected across first and second CMOS voltage sources which correspond to CMOS voltage levels, and including a first signal input connected to the respective signal input line, and a second signal input connected to an output of the respective crosspoint-associated memory cell; a CMOS NAND gate connected across said CMOS voltage sources and including a first input connected to said signal input line and a second input connected to a complementary output of said memory cell; and a CMOS push-pull output circuit including an output connected to the respective signal output line, the control electrode of its one CMOS transistor connected to the output of said CMOS NAND gate and the second control electrode of the other transistor connected to the output of said CMOS NOR gate, said CMOS push-pull output circuit connected across said first and second CMOS voltage sources.

References Cited (Backward Citations)

US3980831A Cited
US4024352A Cited
US4156153A Cited
US4217502A Cited
US4417245A Cited
US4568842A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-05-24 1991-11-23 1992-05-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-05-24 1995-11-23 1996-05-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-05-24 1999-11-23 2000-05-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag