← Back to Patent Explorer
US4740760A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit technique for eliminating impact ionization in a differential pair used in an output stage

Assignee: National Semiconductor Corp
•
Filing: 1986-11-14
•
Granted: 1988-04-26
•
Expires: 2006-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An additional device is provided in parallel with one of the input devices of a differential pair. A fixed bias voltage, which is slightly less than the midpoint of the swing range of the input voltage to the differential pair, is applied to the gate of the added device. During the positive swing of the input, the added device remains off and does not effect performance. When the input voltage becomes lower than the fixed bias voltage, the added device turns on and conducts all current needed by the current source, leaving the differential input devices off, and eliminating impact ionization in the differential pair.

Inventors

  • 👤 Christina P. Phan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 14:46
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/52; H03F1/523

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 136 words
In a differential pair of the type used in an output stage of an amplifier and comprising first and second MOS transistors, the improvement comprising means for substantially eliminating impact ionization in the differential pair, said impact ionization elimination means comprising: a third MOS transistor connected in parallel with one of the MOS transistors; and means for applying a fixed bias voltage to the gate of the third MOS transistor, the fixed bias voltage being slightly less than the midpoint of the swing range of the input voltage to the amplifier output stage such that during the positive swing of the input voltage the third MOS transistor is off and when the input voltage is less than the fixed bias voltage the third MOS transistor is on and the first and second MOS transistors are off.
Claim 2
Dependent Claim 136 words
In a differential pair of the type used in an output stage of an amplifier and comprising first and second MOS transistors, the improvement comprising means for substantially eliminating impact ionization in the differential pair, said impact ionization elimination means comprising: a third MOS transistor connected in parallel with one of the MOS transistors; and means for applying a fixed bias voltage to the gate of the third MOS transistor, the fixed bias voltage being slightly less than the midpoint of the swing range of the input voltage to the amplifier output stage such that during the positive swing of the input voltage the third MOS transistor is off and when the input voltage is less than the fixed bias voltage the third MOS transistor is on and the first and second MOS transistors are off.
Claim 3
Dependent Claim 212 words
In an amplifier which includes (a) an input stage comprising a differential to single-ended converter which receives first and second input signals and provides a single-ended output signal; and a gain stage which receives the converter output signal and yields a high gain output; and (b) an output stage comprising a differential pair which receives the high gain output from the gain stage and provides an amplifier output signal to an amplifier load, the differential pair comprising first and second MOS transistors; and voltage follower means responsive to the voltage level of the high gain output to sink current from the load when the voltage level of the single-ended output signal goes down, the improvement comprising a third MOS transistor connected in parallel with one of the first or second MOS transistors of the differential pair, the third MOS transistor having a fixed bias voltage being slightly less than the midpoint of the swing range of the input voltage to the amplifier output stage such that during the positive swing of the input voltage the third MOS transistor is off and when the input voltage is less than the fixed bias voltage the third MOS transistor is on such that impact ionization in the first and second MOS transistors is substantially eliminated.
Claim 4
Dependent Claim 212 words
In an amplifier which includes (a) an input stage comprising a differential to single-ended converter which receives first and second input signals and provides a single-ended output signal; and a gain stage which receives the converter output signal and yields a high gain output; and (b) an output stage comprising a differential pair which receives the high gain output from the gain stage and provides an amplifier output signal to an amplifier load, the differential pair comprising first and second MOS transistors; and voltage follower means responsive to the voltage level of the high gain output to sink current from the load when the voltage level of the single-ended output signal goes down, the improvement comprising a third MOS transistor connected in parallel with one of the first or second MOS transistors of the differential pair, the third MOS transistor having a fixed bias voltage being slightly less than the midpoint of the swing range of the input voltage to the amplifier output stage such that during the positive swing of the input voltage the third MOS transistor is off and when the input voltage is less than the fixed bias voltage the third MOS transistor is on such that impact ionization in the first and second MOS transistors is substantially eliminated.

References Cited (Backward Citations)

US4460874A Cited
JPS6096906A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-04-26 1991-10-26 1992-04-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-04-26 1995-10-26 1996-04-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-04-26 1999-10-26 2000-04-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag