US4729007A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Merged bipolar/field-effect transistors
Assignee: US Philips Corp
•
Filing: 1985-09-17
•
Granted: 1988-03-01
•
Expires: 2005-09-17
Abstract
Abstract A semiconductor device having the advantages of bipolar transistor characteristics (such as a low ON resistance) and of FET characteristics (such as a rapid turn-off) can be obtained by integrating and merging together in one semiconductor body a bipolar transistor T and two or more insulated-gate FETs T1 to T4. A lateral FET T1 is formed by providing a drain region adjacent to the base region of the bipolar T and an insulated gate overlying an intermediate channel area. A further FET T3 which is of complementary conductivity type to T1 may have a source region provided in the drain region and an insulated gate over a channel area between the source region and the emitter region of T. These insulated gates are connected together, for example as a common gate grid, so permitting T1 to be turned on to extract charge from the base region of the bipolar T during turn off when T3 is turned off to interrupt the terminal connection to the emitter region of bipolar T. A vertical insulated-gate field-effect transistor T4 having the same source region as T3 may be formed in parallel with the bipolar transistor T to share the main current path through the device. A very compact power device structure can be obtained with a two-dimensional array of alternating base regions and drain regions.
Inventors
- 👤 David J. Coe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:02
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/567; H10; H10D; H10D84/00; H10D84/40; H10D84/401; H10D84/403; H10D84/406
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
259 words
A semiconductor device comprising a vertical bipolar transistor having an emitter region of one conductivity type, a base region of the opposite conductivity type, and a higher resistivity body portion of the one conductivity type, the emitter region being provided in the base region and the base region being provided in the higher resistivity body portion of the one conductivity type, which body portion forms at least part of a collector region of the bipolar transistor, a first insulated-gate field-effect transistor connected to the base region, a further insulated-gate field-effect transistor which is of complementary conductivity type to that of the first field-effect transistor and which has a source region of the one conductivity type located adjacent the emitter region, the first field-effect transistor having a drain region of said opposite conductivity type in said body portion located adjacent the base region and having an insulated gate overlying a channel area in a part of said body portion between the base region and the drain region, the further field-effect transistor having an insulated gate over a channel area between the emitter and source regions to provide a gateable connection between the emitter and source regions, which channel area comprises a portion of at least the base region, and the gate of the further field-effect transistor being connected to the gate of the first field-effect transistor to permit the first field-effect transistor to be turned on during operation to extract charge from the base region when the further field-effect transistor is turned off by a signal applied to its gate.
Claim 2
Dependent Claim
259 words
A semiconductor device comprising a vertical bipolar transistor having an emitter region of one conductivity type, a base region of the opposite conductivity type, and a higher resistivity body portion of the one conductivity type, the emitter region being provided in the base region and the base region being provided in the higher resistivity body portion of the one conductivity type, which body portion forms at least part of a collector region of the bipolar transistor, a first insulated-gate field-effect transistor connected to the base region, a further insulated-gate field-effect transistor which is of complementary conductivity type to that of the first field-effect transistor and which has a source region of the one conductivity type located adjacent the emitter region, the first field-effect transistor having a drain region of said opposite conductivity type in said body portion located adjacent the base region and having an insulated gate overlying a channel area in a part of said body portion between the base region and the drain region, the further field-effect transistor having an insulated gate over a channel area between the emitter and source regions to provide a gateable connection between the emitter and source regions, which channel area comprises a portion of at least the base region, and the gate of the further field-effect transistor being connected to the gate of the first field-effect transistor to permit the first field-effect transistor to be turned on during operation to extract charge from the base region when the further field-effect transistor is turned off by a signal applied to its gate.
Claim 3
Dependent Claim
143 words
A semiconductor device as claimed in claim 1, further wherein the first field-effect transistor is one of a pair of first and second insulated-gate field-effect transistors which are of complementary conductivity type to each other, said further field-effect transistor is a third field-effect transistor of the device, the first and second field-effect transistors have a common gate connection to form a push-pull input stage connected to the base region of the bipolar transistor, and the second field-effect transistor is of vertical configuration having a drain region formed by at least part of the collector region, a source region of the one conductivity type provided in the base region and connected to the base region by a conductive connection, and an insulated gate overlying a channel area of the base region between said body portion and the source region of the second field-effect transistor.
Claim 4
Dependent Claim
49 words
A semiconductor device as claimed in claim 2, wherein the part of the base region in which the source region of the second field-effect transistor is provided also forms the source region of the first field-effect transistor, and both the first and second transistors have a common insulated gate.
Claim 5
Dependent Claim
127 words
A semiconductor device as claimed in claim 2 or claim 3, further comprising a further region of said opposite conductivity type, wherein the source region of the third field-effect transistor is provided in said further region of said opposite conductivity type which is located beside the base region and which is separated from the base region by an intermediate part of said body portion, and the insulated gate of the third field-effect transistor overlies this intermediate part of the body portion as well as an adjacent channel area in said further and base regions to control current flow from the source region both laterally to the emitter region and vertically to the collector region, thereby forming a vertical insulated-gate field-effect transistor in parallel with the bipolar transistor.
Claim 6
Dependent Claim
39 words
A semiconductor device as claimed in claim 4, wherein the source region of the third transistor is connected to said further region by a conductive connection to suppress bipolar transistor action between the source region and the body portion.
Claim 7
Dependent Claim
26 words
A semiconductor device as claimed in claim 4, wherein said other region is formed by a part of the drain region of the first field-effect transistor.
Claim 8
Dependent Claim
79 words
A semiconductor device as claimed in claim 6, wherein an array of alternating base regions of the bipolar transistor and drain regions of the first field-effect transistor are provided in the body portion, and the first and third field-effect transistors are formed at different sides of each drain region and have insulated gates formed by a common grid of conductive material which extends on an insulating layer over the area between said base and drain regions of the array.
Claim 9
Dependent Claim
62 words
A semiconductor device as claimed in claim 7, wherein said base and drain regions of the array are each four-sided in plan view, the first field-effect transistor is formed along two adjacent sides of each of said drain regions, and the third field-effect transistor is formed with its source region along the other two adjacent sides of each of said drain regions.
Claim 10
Dependent Claim
52 words
A semiconductor device as claimed in claim 1, further comprising an underlying region of said opposite conductivity type, wherein the body portion of the one conductivity type is present between the base region and said underlying region of said opposite conductivity type which forms with the bipolar transistor an n-p-n-p thyristor structure.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-03-01 | 1991-08-31 | 1992-03-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-03-01 | 1995-08-31 | 1996-03-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-03-01 | 1999-08-31 | 2000-03-01 | $7700.00 | Window Closed / Lapsed |