US4727468A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital PWM control circuit
Assignee: Toshiba Corp
•
Filing: 1987-03-06
•
Granted: 1988-02-23
•
Expires: 2007-03-06
Abstract
Abstract The PWM-controlled circuit includes an up/down counter and utilizes the fact that, when a numerical value is a complementary binary value, the sign is indicated by its most significant bit (sign bit). In the PWM control circuit, the up/down counter is controlled so that when its preset input receives a reference signal, a PWM signal of a duty factor proportional to the reference signal is directly obtained from the most significant bit of the output count.
Inventors
- 👤 Katsumi Maekawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 04:59
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/53; H02M7/537; H02M7/5387; H02M7/53871; H02M7/53873
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
165 words
A digital PWM control circuit comprising: reference signal generating means for generating a binary reference signal having N bits and including a sign bit, said N being an integer not less than 1; control signal generating means for generating a load signal at every predetermined period and an enable signal at a predetermined timing; and N+a bit counter means, coupled to said reference signal generating means and said control signal generating means, for receiving N+a bit preset data to be preset therein upon generation of the load signal, the N+a bit preset data being obtained by combining the N bit binary reference signal and a-bit data having the same content as the sign bit of the binary reference signal, said a being an integer not less than 1, and said N+a bit counter means counting a predetermined clock signal under generation of the enable signal, wherein any bit data of Nth to (N+a)th bit of said counter means is provided as a PWM control signal.
Claim 2
Dependent Claim
165 words
A digital PWM control circuit comprising: reference signal generating means for generating a binary reference signal having N bits and including a sign bit, said N being an integer not less than 1; control signal generating means for generating a load signal at every predetermined period and an enable signal at a predetermined timing; and N+a bit counter means, coupled to said reference signal generating means and said control signal generating means, for receiving N+a bit preset data to be preset therein upon generation of the load signal, the N+a bit preset data being obtained by combining the N bit binary reference signal and a-bit data having the same content as the sign bit of the binary reference signal, said a being an integer not less than 1, and said N+a bit counter means counting a predetermined clock signal under generation of the enable signal, wherein any bit data of Nth to (N+a)th bit of said counter means is provided as a PWM control signal.
Claim 3
Dependent Claim
104 words
A circuit according to claim 1, wherein said control signal generating means includes: means for generating a count mode select signal that changes in level at a generation timing of the enable signal within one period of the load signal, and said counter means includes: an up/down counter in which the N+a bit preset data is preset by the generation of the load signal and which does not count the clock signal when the enable signal is not generated, said up/down counter being set in one of up and down counting modes in accordance with a signal level of the count mode select signal.
Claim 4
Dependent Claim
88 words
A circuit according to claim 2, wherein said control signal generating means includes: clock signal generating means for generating the clock signal; first frequency dividing means, coupled to said clock signal generating means, for frequency-dividing the clock signal at a predetermined frequency dividing ratio M and thus generating a frequency division signal, said M being an integer; and second frequency dividing means, coupled to said first frequency dividing means, for counting the clock signal while the frequency division signal is generated, and generating the count mode select signal.
Claim 5
Dependent Claim
18 words
A circuit according to claim 3, wherein the frequency dividing ratio M is given by 2 N-a -1.
Claim 6
Dependent Claim
75 words
A circuit according to claim 3, wherein said second frequency dividing means generates a timing signal having a period shorter than that of the count mode select signal and phase-locked with the frequency division signal, and said control signal generating means further includes: first gate means, coupled to said first and second frequency dividing means, for generating the enable signal in response to a logical AND of the frequency division signal and the timing signal.
Claim 7
Dependent Claim
51 words
A circuit according to claim 5, wherein said control signal generating means further includes: second gate means, coupled to said first and second frequency dividing means, for generating the load signal in response to a logical AND of the frequency division signal, the timing signal, and the count mode select signal.
Claim 8
Dependent Claim
51 words
A circuit according to claim 5, wherein said second frequency dividing means includes a binary counter, the count mode select signal is delivered from the least significant bit of said binary counter, and the timing signal is delivered from a bit higher than the least significant bit of said binary counter.
Claim 9
Dependent Claim
51 words
A circuit according to claim 6, wherein said second frequency dividing means includes a binary counter, the count mode select signal is delivered from the least significant bit of said binary counter, and the timing signal is delivered from a bit higher than the least significant bit of said binary counter.
Claim 10
Dependent Claim
151 words
A digital PWM control circuit comprising: reference signal generating means for generating a binary reference signal having N bits and including a sign bit, said N being an integer not less than 1; control signal generating means for generating a load signal at every predetermined period and a clock signal; and N+a bit counter means, coupled to said reference signal generating means and said control signal generating means, for receiving N+a bit preset data to be preset therein upon generation of the load signal, the N+a bit preset data being obtained by combining the N bit binary reference signal whose most significant bit is level-inverted and a-bit data having a given content, said a being an integer not less than 1, and said N+a bit counter means counting the clock signal, wherein any bit data of Nth to (N+a)th bit of said counter means is provided as a PWM control signal.
Claim 11
Dependent Claim
151 words
A digital PWM control circuit comprising: reference signal generating means for generating a binary reference signal having N bits and including a sign bit, said N being an integer not less than 1; control signal generating means for generating a load signal at every predetermined period and a clock signal; and N+a bit counter means, coupled to said reference signal generating means and said control signal generating means, for receiving N+a bit preset data to be preset therein upon generation of the load signal, the N+a bit preset data being obtained by combining the N bit binary reference signal whose most significant bit is level-inverted and a-bit data having a given content, said a being an integer not less than 1, and said N+a bit counter means counting the clock signal, wherein any bit data of Nth to (N+a)th bit of said counter means is provided as a PWM control signal.
Claim 12
Dependent Claim
49 words
A circuit according to claim 9, wherein said control signal generating means includes: clock signal generating means for generating the clock signal; and frequency dividing means, coupled to said clock signal generating means, for frequency-dividing the clock signal, at a predetermined frequency dividing ratio, to provide the load signal.
References Cited (Backward Citations)
US4099109A
Cited
US4166247A
Cited
US4348734A
Cited
US4337429A
Cited
US4636928A
Cited
JPS60134774A
Cited
JPS60156273A
Cited
US4613933A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-02-22 | 1991-08-24 | 1992-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-02-22 | 1995-08-24 | 1996-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-02-22 | 1999-08-24 | 2000-02-23 | $7700.00 | Window Closed / Lapsed |