← Back to Patent Explorer
US4720915A Expired / Lapsed US ⏱️ 0.0 years remaining

Printed circuit board and process for its manufacture

Assignee: True Grid Ltd
•
Filing: 1986-03-25
•
Granted: 1988-01-26
•
Expires: 2006-03-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for producing a universal printed circuit board blank and the resulting universal printed circuit board blank are described. An array of pads and traces are printed on the surface of the board. The traces electrically interconnect evey pad to every other pad. Subsequent processing steps remove selected traces so that only certain particular pads remain connected to certain other pads as required by the circuit design, functioning and layout of the electronic components intended for use with the board.

Inventors

  • 👤 James D. Kennedy
  • 👤 Scott G. McCurdy
  • 👤 Stanley R. Ruggio

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 14:42
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/3452; H05K1/00; H05K1/02; H05K1/0286; H05K1/0287; H05K3/02; H05K2203/00; H05K2203/05; H05K2203/0562; H05K2203/0571; H05K2203/17; H05K2203/175; H05K3/06; H05K3/061; H05K3/064; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49156

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 99 words
A process for producing a printed circuit board comprising the steps of: (a) covering a nonconductive substrate with a conductive film; (b) then removing certain predetermined portions of said conductive film such that the remaining film forms a standarized array of pads and traces electrically interconnecting each pad to every other pad; (c) then covering less than all of said traces with a protective material, wherein said protective material is resistant to contact with both molten solder and etching soltuion; and (d) then removing with an etching solution only the traces which are not covered by said protective material.
Claim 2
Dependent Claim 99 words
A process for producing a printed circuit board comprising the steps of: (a) covering a nonconductive substrate with a conductive film; (b) then removing certain predetermined portions of said conductive film such that the remaining film forms a standarized array of pads and traces electrically interconnecting each pad to every other pad; (c) then covering less than all of said traces with a protective material, wherein said protective material is resistant to contact with both molten solder and etching soltuion; and (d) then removing with an etching solution only the traces which are not covered by said protective material.
Claim 3
Dependent Claim 153 words
A process for producing a printed circuit board, comprising the steps of: (a) constructing a printed circuit board blank by applying a conductive film to a surface of a nonconductive substrate; (b) forming a standardized array of holes through said blank so that said array of holes covers substantially an entire surface of said blank; (c) removing portions of said conductive film from said substrate to leave pads of conductive film adjacent each of said holes and traces of conductive film electrically interconnecting said pads so that each of said pads is electrically connected to every other said pad; (d) covering portions of the surface of said printed circuit board blank with a predetermined pattern of solder-mask so that said pattern of solder-mask covers less than all of said traces; and (e) then removing, from the surface of said printed circuit board blank, the conductive traces which are not covered by said solder-mask.
Claim 4
Dependent Claim 153 words
A process for producing a printed circuit board, comprising the steps of: (a) constructing a printed circuit board blank by applying a conductive film to a surface of a nonconductive substrate; (b) forming a standardized array of holes through said blank so that said array of holes covers substantially an entire surface of said blank; (c) removing portions of said conductive film from said substrate to leave pads of conductive film adjacent each of said holes and traces of conductive film electrically interconnecting said pads so that each of said pads is electrically connected to every other said pad; (d) covering portions of the surface of said printed circuit board blank with a predetermined pattern of solder-mask so that said pattern of solder-mask covers less than all of said traces; and (e) then removing, from the surface of said printed circuit board blank, the conductive traces which are not covered by said solder-mask.
Claim 5
Dependent Claim 26 words
The process defined by claim 2, wherein step (e) is performed by applying an etching solution to said traces which are not covered by said solder-mask.
Claim 6
Dependent Claim 134 words
A process for producing a printed circuit board for mounting and interconnecting electronic components occupying predetermined areas thereon, said process comprising the steps of: (a) covering the surface of a nonconductive substrate with a conducting film; (b) covering the surface of said film with a standardized array of spaced dots of solder material, said dot array occupying a total area of said film which is substantially larger than the predetermined area covered by any one of said electronic components; (c) covering the surface of said film with a predetermined pattern of solder-mask material, said pattern of solder-mask material interconnecting certain of said dots of solder in a predetermined fashion; and (d) etching the surface of said film to remove portions of the film which were not covered by material in steps (b) and (c).
Claim 7
Dependent Claim 134 words
A process for producing a printed circuit board for mounting and interconnecting electronic components occupying predetermined areas thereon, said process comprising the steps of: (a) covering the surface of a nonconductive substrate with a conducting film; (b) covering the surface of said film with a standardized array of spaced dots of solder material, said dot array occupying a total area of said film which is substantially larger than the predetermined area covered by any one of said electronic components; (c) covering the surface of said film with a predetermined pattern of solder-mask material, said pattern of solder-mask material interconnecting certain of said dots of solder in a predetermined fashion; and (d) etching the surface of said film to remove portions of the film which were not covered by material in steps (b) and (c).
Claim 8
Dependent Claim 157 words
A process for producing a printed circuit board comprising the steps of: (a) applying a conductive film to one surface of an insulating board; (b) removing portions of said conductive film from said board in a predetermined pattern so that the conductive film remaining on said board forms; (i) a standardized array of pads, said array covering substantially the entirety of said one surface of said board, each of said pads having an exposed surface and being spaced from every other said pad; and (ii) traces electrically interconnecting said pads so that each of said pads is connected to every other pad; (c) covering the exposed surface of said pads with solder; (d) covering less than all of said traces with a protective, electrically insulating material, said material being resistant to contact with both molten solder and etching solution; and (e) removing with an etching solution only the traces which lack a covering of said protective material.
Claim 9
Dependent Claim 157 words
A process for producing a printed circuit board comprising the steps of: (a) applying a conductive film to one surface of an insulating board; (b) removing portions of said conductive film from said board in a predetermined pattern so that the conductive film remaining on said board forms; (i) a standardized array of pads, said array covering substantially the entirety of said one surface of said board, each of said pads having an exposed surface and being spaced from every other said pad; and (ii) traces electrically interconnecting said pads so that each of said pads is connected to every other pad; (c) covering the exposed surface of said pads with solder; (d) covering less than all of said traces with a protective, electrically insulating material, said material being resistant to contact with both molten solder and etching solution; and (e) removing with an etching solution only the traces which lack a covering of said protective material.

References Cited (Backward Citations)

US3226802A Cited
US3142112A Cited
US4325780A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-01-25 1991-07-27 1992-01-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-01-25 1995-07-27 1996-01-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-01-25 1999-07-27 2000-01-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag