US4720672A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Testability system
Assignee: TURINO JON
•
Filing: 1984-06-27
•
Granted: 1988-01-19
•
Expires: 2004-06-27
Abstract
Abstract A system for enhancing the testability of functional electronic circuitry may be provided as a separate device or incorporated in circuits and includes serial or parallel control point input data capability applied through tri-statable output drivers to input nodes of circuit elements of functional circuitry without interference with such circuitry during non-testing situations and receivers for observing resultant logic states at output nodes of functional circuitry being tested.
Inventors
- 👤 Jon Turino
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 00:16
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/273; G06F11/2733
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
109 words
A testability system for functional circuits comprising a control point section having a decoder/demultiplexer with means for receiving as inputs parallel control point input data and a serializer connected to receive serial input data means for electrically connecting the output of said decoder/demultiplexer to control points of a circuit under test, and a visibility point section having input means adapted for connection to visibility point output nodes of said circuit under test and including a serializer for producing visibility point data in serial form and an encoder/multiplexer for producing visibility point data in parallel form all in response to said control point or other data for testing circuit operation.
Claim 2
Dependent Claim
109 words
A testability system for functional circuits comprising a control point section having a decoder/demultiplexer with means for receiving as inputs parallel control point input data and a serializer connected to receive serial input data means for electrically connecting the output of said decoder/demultiplexer to control points of a circuit under test, and a visibility point section having input means adapted for connection to visibility point output nodes of said circuit under test and including a serializer for producing visibility point data in serial form and an encoder/multiplexer for producing visibility point data in parallel form all in response to said control point or other data for testing circuit operation.
Claim 3
Dependent Claim
49 words
The system of claim 1 further defined by said control point section having a plurality of output drivers switchable into one of three discrete logic states, and drive terminal for receiving switching signals for actuating said output drivers to apply parallel control point data to a circuit being tested.
Claim 4
Dependent Claim
25 words
The system of claim 1 further defined by means clocking the output of said control point serializer and the output of said visibility point serializer.
Claim 5
Dependent Claim
34 words
The system of claim 1 further having at least one address unit for receiving addresses and applying said addresses to said control point decoder/demultiplexer and to said visibility point encoder/multiplexer for parallel data handling.
Claim 6
Independent Claim
92 words
A system for applying test signals to a circuit to be tested comprising an address unit for receiving addresses, a decoder/demultiplexer connected to said address unit, a serializer connected to receive serial input data and to receive the output of said decoder/demultiplexer to generate therefrom serial control point signals, and output drivers connected to said serializer and having control means connected to a parallel driver terminal for applying control point signals in serial or parallel form to control points of a circuit to be tested to alter states at output nodes thereof.
Claim 7
Independent Claim
92 words
A system for applying test signals to a circuit to be tested comprising an address unit for receiving addresses, a decoder/demultiplexer connected to said address unit, a serializer connected to receive serial input data and to receive the output of said decoder/demultiplexer to generate therefrom serial control point signals, and output drivers connected to said serializer and having control means connected to a parallel driver terminal for applying control point signals in serial or parallel form to control points of a circuit to be tested to alter states at output nodes thereof.
Claim 8
Independent Claim
80 words
A system for identifying logic states at output nodes of logic circuitry during circuit testing comprising input receivers connected to visibility points at output nodes of logic circuitry, a serializer connected to said input receivers for generating from the output data at said visibility points output data in serial form upon command, and an encoder/multiplexer connected to said visibility point receivers for producing parallel visibility point data related to addresses applied to said encoder/multiplexer upon receipt of an enabling signal.
Claim 9
Independent Claim
80 words
A system for identifying logic states at output nodes of logic circuitry during circuit testing comprising input receivers connected to visibility points at output nodes of logic circuitry, a serializer connected to said input receivers for generating from the output data at said visibility points output data in serial form upon command, and an encoder/multiplexer connected to said visibility point receivers for producing parallel visibility point data related to addresses applied to said encoder/multiplexer upon receipt of an enabling signal.
References Cited (Backward Citations)
US3919637A
Cited
JPS598265A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-01-18 | 1991-07-20 | 1992-01-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-01-18 | 1995-07-20 | 1996-01-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-01-18 | 1999-07-20 | 2000-01-19 | $7700.00 | Window Closed / Lapsed |