← Back to Patent Explorer
US4717677A Expired / Lapsed US ⏱️ 0.0 years remaining

Fabricating a semiconductor device with buried oxide

Assignee: NXP USA Inc
•
Filing: 1985-08-19
•
Granted: 1988-01-05
•
Expires: 2005-08-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Base-collector capacitance is reduced in a semiconductor device by making use of a buried oxide that is self-aligned to an active region of the semiconductor device. Use of the buried oxide provides a means for down-scaling or shrinking of the active device region which in turn increases the speed of the device. In addition, the area above the buried oxide is built up to reduce the resistance in the active region.

Inventors

  • 👤 Kevin L. McLaughlin
  • 👤 Mark S. Birrittella

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 12:06
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1908; H10D; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10W; H10W10/00; H10W10/10; H10W10/181

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 147 words
A method for fabricating, buried oxide integrated circuit devices which comprises: providing a semiconductor substrate having a first epitaxial layer at a surface thereof; forming an implant mask over selected regions of the first epitaxial layer, thereby leaving unmasked regions therein; implanting oxygen into the unmasked regions of the first epitaxial layer to form a buried oxide region therein; selectively applying a second epitaxial layer on the first epitaxial layer over the buried oxide region; forming an extrinsic base region by selectively applying conductivity determining impurities into the second epitaxial layer; diffusing the impurities through the second epitaxial layer and the first epitaxial layer down to the buried oxide; forming an intrinsic base region by selectively applying conductivity determining impurities into the first epitaxial layer adjacent to the extrinsic base region; and forming an emitter region by selectively applying conductivity determining impurities into the intrinsic base region.
Claim 2
Independent Claim 147 words
A method for fabricating, buried oxide integrated circuit devices which comprises: providing a semiconductor substrate having a first epitaxial layer at a surface thereof; forming an implant mask over selected regions of the first epitaxial layer, thereby leaving unmasked regions therein; implanting oxygen into the unmasked regions of the first epitaxial layer to form a buried oxide region therein; selectively applying a second epitaxial layer on the first epitaxial layer over the buried oxide region; forming an extrinsic base region by selectively applying conductivity determining impurities into the second epitaxial layer; diffusing the impurities through the second epitaxial layer and the first epitaxial layer down to the buried oxide; forming an intrinsic base region by selectively applying conductivity determining impurities into the first epitaxial layer adjacent to the extrinsic base region; and forming an emitter region by selectively applying conductivity determining impurities into the intrinsic base region.
Claim 3
Independent Claim 203 words
A method for fabricating a, buried oxide integrated circuit device with a polysilicon emitter, comprising: forming a buried layer region in a silicon substrate; applying a first epitaxial layer overlying the buried layer region and a major surface of the silicon substrate; applying a layer of polysilicon overlying a portion of the first epitaxial layer; forming an implant mask over selected regions of the polysilicon and first epitaxial layer, thereby leaving unmasked regions therein; implanting oxygen into the unmasked regions of the first epitaxial layer to form the buried oxide region therein; selectively applying a second epitaxial layer over the buried oxide region; forming an extrinsic base region by selectively applying conductivity determining impurities into the second epitaxial layer; diffusing the impurities through the second epitaxial layer and the first epitaxial layer down to the buried oxide; forming an intrinsic base region by selectively applying conductivity determining impurities through the polysilicon layer and into the first epitaxial layer adjacent to the extrinsic base region; forming an emitter region by selectively applying conductivity determining impurities into the polysilicon layer above the intrinsic base region; forming a collector region by selectively applying conductivity determining impurities into the first epitaxial layer over the buried layer region.
Claim 4
Independent Claim 203 words
A method for fabricating a, buried oxide integrated circuit device with a polysilicon emitter, comprising: forming a buried layer region in a silicon substrate; applying a first epitaxial layer overlying the buried layer region and a major surface of the silicon substrate; applying a layer of polysilicon overlying a portion of the first epitaxial layer; forming an implant mask over selected regions of the polysilicon and first epitaxial layer, thereby leaving unmasked regions therein; implanting oxygen into the unmasked regions of the first epitaxial layer to form the buried oxide region therein; selectively applying a second epitaxial layer over the buried oxide region; forming an extrinsic base region by selectively applying conductivity determining impurities into the second epitaxial layer; diffusing the impurities through the second epitaxial layer and the first epitaxial layer down to the buried oxide; forming an intrinsic base region by selectively applying conductivity determining impurities through the polysilicon layer and into the first epitaxial layer adjacent to the extrinsic base region; forming an emitter region by selectively applying conductivity determining impurities into the polysilicon layer above the intrinsic base region; forming a collector region by selectively applying conductivity determining impurities into the first epitaxial layer over the buried layer region.
Claim 5
Independent Claim 127 words
A method for fabricating, buried oxide integrated circuit devices which comprises: providing a semiconductor substrate having an epitaxial layer at a surface thereof; forming an implant mask over selected regions of the epitaxial layer, thereby leaving unmasked regions therein; implanting oxygen into the unmasked regions of the epitaxial layer to form a buried oxide region therein; forming an extrinsic base region by selectively applying conductivity determining impurities into the epitaxial layer above the buried oxide region; depositing a layer of polysilicon over the extrinsic base region; diffusing the impurities through the epitaxial layer down to the buried oxide, and up through portions of the polysilicon layer; selectively etching an undoped portion of the polysilicon layer; and oxidizing the remaining polysilicon to form a layer of silicon dioxide.
Claim 6
Independent Claim 127 words
A method for fabricating, buried oxide integrated circuit devices which comprises: providing a semiconductor substrate having an epitaxial layer at a surface thereof; forming an implant mask over selected regions of the epitaxial layer, thereby leaving unmasked regions therein; implanting oxygen into the unmasked regions of the epitaxial layer to form a buried oxide region therein; forming an extrinsic base region by selectively applying conductivity determining impurities into the epitaxial layer above the buried oxide region; depositing a layer of polysilicon over the extrinsic base region; diffusing the impurities through the epitaxial layer down to the buried oxide, and up through portions of the polysilicon layer; selectively etching an undoped portion of the polysilicon layer; and oxidizing the remaining polysilicon to form a layer of silicon dioxide.

References Cited (Backward Citations)

US3622382A Cited
US3897274A Cited
US4396933A Cited
US4082571A Cited
US4101350A Cited
US4241359A Cited
US4490182A Cited
US4601095A Cited
US4412868A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-01-04 1991-07-06 1992-01-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-01-04 1995-07-06 1996-01-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-01-04 1999-07-06 2000-01-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag