US4710654A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay circuit including an improved CR integrator circuit
Assignee: Hitachi Ltd
•
Filing: 1984-09-05
•
Granted: 1987-12-01
•
Expires: 2004-09-05
Abstract
Abstract The delay circuit of the present invention has a CR integrator including a variable capacitance diode. This CR integrator is arranged between the first and second comparators. By applying a constant DC comparison voltage to the other input terminal of the second comparator, delay amounts can be selectively changed for the leading and trailing edges of the pulse waveform.
Inventors
- 👤 Takashi Saitoh
- 👤 Nobuya Niizaki
- 👤 Hideho Yamamura
- 👤 Shinichi Hayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:37
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/04; H03K5/13; H03K5/133; H03K2005/00013; H03K2005/00019; H03K2005/00026; H03K2005/00045; H03K2005/0015; H03K2005/00156; H03K2005/00228
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
239 words
A delay circuit comprising: a first comparator having at least one input for receiving an input signal for the delay circuit, and also having an open emitter output; a second comparator having a non-inverting input and an inverting input, one of which is connected to the output of said first comparator, and an output for producing an output signal delayed from said input signal of said first comparator; a CR integrator circuit comprising a first resistor, an second resistor and a variable capacitance diode, of which one electrode of said first resistor is connected to the output of said first comparator and the other electrode is connected to one electrode of said variable capacitance diode, wherein one electrode of said second resistor is connected to a node between said first resistor and said variable diode and the other electrode of said second resistor is connected to a voltage supply, said first resistor controlling the rise-time of the output signal of said first comparator, and said second resistor controlling the fall-time of said output signal of said first comparator according to the time constant produced with said second resistor and the variable capacitance diode; a variable voltage source connected to the other electrode of the variable capacitance diode to control the capacitance of said variable capacitance diode; and a reference voltage source connected to the other input terminal of said second comparator which is not connected to the first comparator.
Claim 2
Dependent Claim
239 words
A delay circuit comprising: a first comparator having at least one input for receiving an input signal for the delay circuit, and also having an open emitter output; a second comparator having a non-inverting input and an inverting input, one of which is connected to the output of said first comparator, and an output for producing an output signal delayed from said input signal of said first comparator; a CR integrator circuit comprising a first resistor, an second resistor and a variable capacitance diode, of which one electrode of said first resistor is connected to the output of said first comparator and the other electrode is connected to one electrode of said variable capacitance diode, wherein one electrode of said second resistor is connected to a node between said first resistor and said variable diode and the other electrode of said second resistor is connected to a voltage supply, said first resistor controlling the rise-time of the output signal of said first comparator, and said second resistor controlling the fall-time of said output signal of said first comparator according to the time constant produced with said second resistor and the variable capacitance diode; a variable voltage source connected to the other electrode of the variable capacitance diode to control the capacitance of said variable capacitance diode; and a reference voltage source connected to the other input terminal of said second comparator which is not connected to the first comparator.
Claim 3
Dependent Claim
239 words
A delay circuit comprising: a first comparator having at least one input for receiving an input signal for the delay circuit, and also having an open collector output; a second comparator having a non-inverting input and an inverting input, one of which is connected to the output of said first comparator, and an output for producing an output signal delayed from said input signal of said first comparator; a CR integrator circuit comprising a first resistor, a second resistor and a variable capacitance diode, of which one electrode of said first resistor is connected to the output of said first comparator and the other electrode is connected to one electrode of said variable capacitance diode, wherein one electrode of said second resistor is connected to a node between said first resistor and said variable diode and the other electrode of said second resistor is connected to a voltage supply, said first resistor controlling the rise-time of the output signal of said first comparator, and said second resistor controlling the fall-time of said output signal of said first comparator according to the time constant produced with said second resistor and the variable capacitance diode; a variable voltage source connected to the other electrode of the variable capacitance diode to control the capacitance of said variable capacitance diode; and a reference voltage source connected to the other input terminal of said second comparator which is not connected to the first comparator.
Claim 4
Dependent Claim
239 words
A delay circuit comprising: a first comparator having at least one input for receiving an input signal for the delay circuit, and also having an open collector output; a second comparator having a non-inverting input and an inverting input, one of which is connected to the output of said first comparator, and an output for producing an output signal delayed from said input signal of said first comparator; a CR integrator circuit comprising a first resistor, a second resistor and a variable capacitance diode, of which one electrode of said first resistor is connected to the output of said first comparator and the other electrode is connected to one electrode of said variable capacitance diode, wherein one electrode of said second resistor is connected to a node between said first resistor and said variable diode and the other electrode of said second resistor is connected to a voltage supply, said first resistor controlling the rise-time of the output signal of said first comparator, and said second resistor controlling the fall-time of said output signal of said first comparator according to the time constant produced with said second resistor and the variable capacitance diode; a variable voltage source connected to the other electrode of the variable capacitance diode to control the capacitance of said variable capacitance diode; and a reference voltage source connected to the other input terminal of said second comparator which is not connected to the first comparator.
References Cited (Backward Citations)
US3748499A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-11-30 | 1991-06-01 | 1991-12-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-11-30 | 1995-06-01 | 1995-12-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-11-30 | 1999-06-01 | 1999-12-01 | $7700.00 | Window Closed / Lapsed |