← Back to Patent Explorer
US4707806A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor integrated circuit device having fuse-type information storing circuit

Assignee: Fujitsu Ltd
•
Filing: 1985-03-15
•
Granted: 1987-11-17
•
Expires: 2005-03-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A device connected between first and second voltage feed lines includes an information storing circuit having a fuse for storing information by blowing or not blowing the fuse, a voltage level conversion circuit connected to at least one of the first and second voltage feed lines and outputting a voltage lower than a voltage between the first and second voltage feed lines to the information storing circuit, and a circuit connected between the first and second voltage feed lines, for outputting a detection signal in response to a voltage value at the fuse in the information storing circuit to which the voltage is applied from the voltage level conversion circuit and which voltage value is varied with the blown or unblown state of the fuse. In a normal operation, the voltage output from the voltage level conversion circuit can be set as low as possible to restrain electromigration caused at the vicinity of the blown portion of the fuse to which the voltage is applied, but higher than the threshold voltage of the information detection circuit.

Inventors

  • 👤 Yoshihiro Takemae
  • 👤 Tomio Nakano
  • 👤 Takeo Tatematsu
  • 👤 Junji Ogawa
  • 👤 Takashi Horii
  • 👤 Yasuhiro Fujii
  • 👤 Masao Nakano
  • 👤 Norihisa Tsuge, deceased

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 15:11
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/785; G11C17/00; G11C17/14; G11C17/16; G11C5/00; G11C5/14; G11C5/147; G11C8/00; G11C8/10; H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 109 words
A semiconductor integrated circuit device connected between first and second voltage feed means, comprising: information storing means including a fuse for storing information by blowing or not blowing said fuse and for providing a corresponding output depending on whether or not said fuse has been blown; a voltage level conversion means, coupled to at least one of the first and second voltage feed means, for outputting a voltage to said information storing means that lies between the voltages of said first and second voltage feed means; detection means, coupled to said information storing means, for outputting a detection signal in response to said output of said information storing means.
Claim 2
Dependent Claim 109 words
A semiconductor integrated circuit device connected between first and second voltage feed means, comprising: information storing means including a fuse for storing information by blowing or not blowing said fuse and for providing a corresponding output depending on whether or not said fuse has been blown; a voltage level conversion means, coupled to at least one of the first and second voltage feed means, for outputting a voltage to said information storing means that lies between the voltages of said first and second voltage feed means; detection means, coupled to said information storing means, for outputting a detection signal in response to said output of said information storing means.
Claim 3
Dependent Claim 28 words
A semiconductor integrated circuit device according to claim 1, wherein said voltage level conversion means includes a voltage divider connected between the first and second voltage feed means.
Claim 4
Dependent Claim 51 words
A semiconductor integrated circuit device according to claim 2, wherein said voltage divider in the voltage level conversion means includes at least one depletion-type transistor as a current limiting resistor and at least one enhancement-type transistor as a resistor, the resistance of said depletion-type and enhancement-type transistor defining voltage output therefrom.
Claim 5
Dependent Claim 41 words
A semiconductor integrated circuit device according to claim 1, wherein the voltage output from said voltage level conversion means is maintained at a predetermined value when the voltage between the first and the second voltage feed means exceeds a predetermined value.
Claim 6
Dependent Claim 72 words
A semiconductor integrated circuit device according to claim 4, wherein said voltage level conversion means includes a current limiting element coupled between the first and second voltage feed means, a current control element, and a resistor element connected in series with said current control element, and the current control element is controlled by an output from one terminal of the current limiting element to control a current passing through the resistor element.
Claim 7
Dependent Claim 36 words
A semiconductor integrated circuit device according to claim 4, wherein the maximum voltage output from the voltage level conversion means is kept at a predetermined value regardless of whether the fuse is blown or not blown.
Claim 8
Dependent Claim 52 words
A semiconductor integrated circuit device according to claim 1, wherein, in normal operation, said voltage output from said voltage level conversion means is set sufficiently low to effectively restrain migration caused at the vicinity of the fuse when blown, and higher than a threshold voltage for operation of said information detection means.
Claim 9
Dependent Claim 78 words
A semiconductor integrated circuit device according to claim 7, wherein said voltage level conversion means includes a voltage divider coupled between the first and second voltage feed means and having a current limiting element, a current control element, and a resistor element connected in series with said current control element, and the current control element is driven by an output voltage from one terminal of the current limiting element to control a current passing through the resistor element.
Claim 10
Dependent Claim 74 words
A semiconductor integrated circuit device according to claim 1, wherein said voltage output from said voltage level conversion means is maintained at a predetermined value when the voltage between the first and second voltage feed means is within a predetermined range, and said voltage output from said voltage level conversion means increases in response to the increment of voltage between the first and second voltage feed means when said voltage exceeds said predetermined range.
Claim 11
Dependent Claim 166 words
A semiconductor integrated circuit device according to claim 9, said voltage level conversion means comprising a first voltage divider coupled between the first and second voltage feed means and having a first current limiting element, a first current control element, a second current control element connected in parallel with said first current control element, a resistor element connected in series with said first and second current control elements, and a second voltage divider coupled between the first and second voltage feed means and having a second current limiting element, wherein the first current control element is driven by an output voltage of the first current limiting element, prior to the driving of the second current control element, and the second current control element is driven by an output voltage from the second current limiting element after the current passing through the first current control element is saturated, and the sum of currents passing through the first and second current control elements flows to the resistor element.
Claim 12
Dependent Claim 38 words
A semiconductor integrated circuit device according to claim 1, further comprising a terminal means connected to one end of said fuse in said information storing means for enabling external application of a voltage sufficient to blow the fuse.
Claim 13
Dependent Claim 39 words
A semiconductor integrated circuit device according to claim 1, wherein said information detecting means is an inverter circuit having a predetermined threshold level for its operation that is lower than said voltage output from said voltage level conversion means.
Claim 14
Dependent Claim 19 words
A semiconductor integrated circuit device according to claim 1, wherein said information storing means is a non-latched type circuit.
Claim 15
Dependent Claim 18 words
A semiconductor integrated circuit device according to claim 1, wherein said information storing means is a latch-type circuit.
Claim 16
Dependent Claim 32 words
A semiconductor integrated circuit device according to claim 1, wherein said fuse is formed in a cavity defined by insulating layers and has two ends each connected to a respective conductive member.

References Cited (Backward Citations)

US4250570A Cited
US4250570B1 Cited
US4432070A Cited
US4592025A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-11-16 1991-05-18 1991-11-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-11-16 1995-05-18 1995-11-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-11-16 1999-05-18 1999-11-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag