Television display system with flicker reduction processor

Claim 2

A television display system, comprising: input means for receiving an interlaced video input signal having a given field rate; memory means coupled to said input means, said memory means having a write cycle for storing a field of said input signal and having first and second read cycles for recovering a previously stored field two times during said write cycle for providing a video output signal of double said given field rate; display means coupled to said memory means for displaying said double field rate video output signal; and timing means responsive to said video input signal for supplying a read control signal to said memory means for initiating said read cycles, said read control signal having a pulse waveform that repeats on a two-field basis, said timing means further supplying a vertical synchronizing signal to said display means having a pulse waveform that repeats on a four-field basis, each said pulse waveform having a nominal frequency of double said given field rate, said two-field and four-field pulse waveforms being selected to provide an image on said display means in which even fields overlay even fields, odd fields overlay odd fields and in which even and odd pairs of fields are interlaced.

Claim 3

A television display system as recited in claim 1 wherein said pulse waveform of said read control signal comprises pulses that are alternately spaced one-field minus one half-line apart and one field plus one-half line apart and wherein said pulse waveform of said vertical synchronizing signal comprises pulses having spacings therebetween which differ by multiples of one-half line from pulse-to-pulse such than no consecutive pair of pulses have the same spacing.

Claim 4

A television display system as recited in claim 1 wherein said memory means is responsive to said read control signal for providing said video output signal in which each field thereof includes a given number of active lines and in which every other field thereof also includes at least one blank line.

Claim 5

A television display system as recited in claim 1 further comprising scan generator means responsive to said vertical synchronizing signal for supplying a vertical scan signal to said display means of sawtooth form having a fixed starting point and a constant retrace time interval.

Claim 6

A television display system as recited in claim 1 wherein said video input signal is of PAL format, wherein said pulse waveform of said read control signal comprises pulses that are alternately spaced 312 and 313 lines apart and wherein said pulse waveform of said vertical synchronizing signal comprises consecutive pulses spaced apart by 312 lines, 312.5 lines, 312 lines and 313.5 lines in a repeating four-field sequence.

Claim 7

A television display system as recited in claim 1 wherein said timing means includes phase lock loop means responsive to a horizontal synchronizing component of said video input signal for providing a double line-rate output signal, divider means responsive to said double line rate output signal for providing a vertical rate output signal and phase detector means coupled to said counter means for synchronizing said vertical rate signal with a vertical synchronizing component of said video input means and decoder means coupled to said counter means for producing said double field rate pulse waveforms.

Claim 8

A division display apparatus as recited in claim 6 wherein said phase lock loop means includes controllable oscillator means having a given frequency control range and frequency multiplier means in said phase lock loop means for effectively increasing the control range of said controllable oscillator means.

Claim 9

A television display system, comprising: input means for receiving an interlaced video input signal having a given field rate; memory means coupled to said input means, said memory means having a write cycle for storing a field of said input signal and having first and second read cycles for recovering a previously stored field two times during said write cycle for providing a video output signal of double said given field rate; display means coupled to said memory means for displaying said double field rate video output signal; and timing means responsive to said video input signal for supplying a read control signal to said memory means for initiating said read cycles, said read control signal having a pulse waveform that repeats on a two-field basis selected such that each recovered field comprises a given number of active lines and every other field also includes at least one blank line, said timing means further supplying a vertical synchronizing signal to said display means having a pulse waveform that repeats on a four-field basis with no two consecutive pulses have the same spacing therebetween, said two-field and four-field pulse waveforms being selected to provide an image on said display means in which even fields overlay even fields, odd fields overlay odd fields and in which even and odd pairs of fields are interlaced.

Claim 10

A television display system, comprising: input means for receiving an interlaced video input signal having a given field rate; memory means coupled to said input means, said memory means having a write cycle for storing a field of said input signal and having first and second read cycles for recovering a previously stored field two times during said write cycle for providing a video output signal of double said given field rate; display means coupled to said memory means for displaying said double field rate video output signal; and timing means responsive to said video input signal for supplying a read control signal to said memory means for initiating said read cycles, said read control signal having a pulse waveform that repeats on a two-field basis selected such that each recovered field comprises a given number of active lines and every other field also includes at least one blank line, said timing means further supplying a vertical synchronizing signal to said display means having a pulse waveform that repeats on a four-field basis with no two consecutive pulses have the same spacing therebetween, said two-field and four-field pulse waveforms being selected to provide an image on said display means in which even fields overlay even fields, odd fields overlay odd fields and in which even and odd pairs of fields are interlaced.

Claim 11

A television display system as recited in claim 8 wherein said pulse waveform of said read control signal comprises pulses that are alternately spaced one-field minus one half-line apart and one-field plus one-half line apart and wherein said pulse waveform of said vertical synchronizing signal comprises pulses having a spacing therebetween which differ by a multiple of one-half line from pulse to pulse.

Claim 12

A television display system as recited in claim 8 wherein said video input signal is of PAL format, wherein said pulse waveform of said read control signal comprises pulses that are alternately spaced 312 and 313 lines apart and wherein said pulse waveform of said vertical synchronizing signal comprises consecutive pulses spaced apart by 312 lines, 312.5 lines, 312 lines, and 313.5 lines in a repeating four-field sequence.

Claim 13

A television display system as recited in claim 8 further comprising scan generator means responsive to said vertical synchronizing signal for supplying a vertical scan signal via a direct current coupled path to said display means said vertical scan signal being of sawtooth form having a fixed starting point and a constant retrace time interval.

Claim 14

A television display system as recited in claim 8 wherein said timing means includes phase lock loop means responsive to a horizontal synchronizing component of said video input signal for providing a double line-rate output signal, divider means responsive to said double line rate output signal for providing a vertical rate output signal and phase detector means coupled to said counter means for synchronizing said vertical rate signal with a vertical synchronizing component of said video input means and decoder means coupled to said counter means for producing said double field rate pulse waveforms.

Claim 15

A television display apparatus as recited in claim 12 wherein said phase lock loop means includes controllable oscillator menas having a given frequency control range and frequency multiplier means in said phase lock loop means for effectively increasing the control range of said controllable oscillator means.