← Back to Patent Explorer
US4697219A Expired / Lapsed US ⏱️ 0.0 years remaining

Snubber circuit for gate turnoff thyristor

Assignee: Mitsubishi Electric Corp
•
Filing: 1986-03-12
•
Granted: 1987-09-29
•
Expires: 2006-03-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract For suppressing an abnormal rise in the anode-cathode voltage of a gate turnoff thyristor (GTO), a main snubber circuit and a number of sub snubber circuits are disposed across the anode and cathode of the GTO, and selected ones of the sub snubber circuits are selectively activated by a control circuit in accordance with the magnitude of a main current flowing through the GTO in order to minimize the power loss of the entire snubber circuit. The main snubber circuit includes a capacitor of comparatively small capacity corresponding to a comparatively small and steady main current. The control circuit includes a current detector detecting the main current. For a small steady load, only the main snubber circuit is operated, but at higher loads the control circuit selectively activates an increasing number of the sub snubber circuits. For each sub snubber circuit, the control circuit preferably includes a respective comparator for comparing an output of the current detector to a respective predetermined value and a respective turn-on signal generator for selectively activating the sub snubber circuit in response to an output of the respective comparator.

Inventors

  • 👤 Hiroshi Mitsuoka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 23:54
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/08; H03K17/081; H03K17/0814; H03K17/08144; H03K2217/00; H03K2217/0036

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 200 words
A semiconductor element having an anode, a cathode, and a control electrode which is controlled by signals applied to said control electrode, and a snubber circuit suppressing an abnormal rise in the anode-cathode voltage of said semiconductor element, said snubber circuit comprising: a main snubber circuit having a first series connected circuit comprising a first capacitor in series with a first diode connected between the anode and the cathode of said semiconductor element in the same polarity as that of said semiconductor element and a resistor connected in parallel with said first diode for discharging said capacitor; a sub snubber circuit having a second series circuit comprisng a second capacitor in series with a switching element and a second diode having an anode connected to a node between said first capacitor and said first diode of said first series connected circuit, and a cathode connected to a node between said second capacitor and said switching element of said second series connected circuit to discharge said second capacitor; and a control circuit which switching said switching element of said sub snubber circuit in accordance with the amount of main current flowing through said anode and said cathode of said semiconductor element.
Claim 2
Dependent Claim 200 words
A semiconductor element having an anode, a cathode, and a control electrode which is controlled by signals applied to said control electrode, and a snubber circuit suppressing an abnormal rise in the anode-cathode voltage of said semiconductor element, said snubber circuit comprising: a main snubber circuit having a first series connected circuit comprising a first capacitor in series with a first diode connected between the anode and the cathode of said semiconductor element in the same polarity as that of said semiconductor element and a resistor connected in parallel with said first diode for discharging said capacitor; a sub snubber circuit having a second series circuit comprisng a second capacitor in series with a switching element and a second diode having an anode connected to a node between said first capacitor and said first diode of said first series connected circuit, and a cathode connected to a node between said second capacitor and said switching element of said second series connected circuit to discharge said second capacitor; and a control circuit which switching said switching element of said sub snubber circuit in accordance with the amount of main current flowing through said anode and said cathode of said semiconductor element.
Claim 3
Dependent Claim 47 words
A semiconductor element and a snubber circuit as defined in claim 1 wherein said semiconductor element is a gate turnoff thyristor, and said switching element of said sub snubber circuit is a thyristor which is connected in the same polarity as that of said gate turnoff thyristor.
Claim 4
Dependent Claim 42 words
A semiconductor element and a snubber circuit as defined in claim 1 wherein said semiconductor element is a gate turnoff thyristor, and said switching element is a thyristor which is connected in the same polarity as that of said gate turnoff thyristor.
Claim 5
Dependent Claim 72 words
A semiconductor element and a snubber circuit as defined in claim 1 including a plurality of sub snubber circuits, each having a series connected respective capacitor and respective switching element connected across said anode and said cathode of said semiconductor element, and wherein said semiconductor element is a gate turnoff thyristor and said switching element is a thyristor which is connected in the same polarity as that of said gate turnoff thyristor.
Claim 6
Dependent Claim 93 words
A semiconductor element and a snubber circuit as defined in claim 4 wherein said control circuit includes: a current detector which detects the amount of main current flowing through said gate turnoff thyristor, and for each sub snubber circuit: a respective comparator which compares an output of said current detector with a respective preset value and which detects that the amount of main current has exceeded a respective predetermined value, and a respective turnon signal generator which selectively turns on said respective switching element in response to an output of said respective comparator.

References Cited (Backward Citations)

US4275430A Cited
US4535378A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-09-28 1991-03-30 1991-09-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-09-28 1995-03-30 1995-09-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-09-28 1999-03-30 1999-09-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag