US4696018A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital FM detector for digitized FM signals
Assignee: ITT Inc
•
Filing: 1984-12-21
•
Granted: 1987-09-22
•
Expires: 2004-12-21
Abstract
Abstract Digitized FM signals are fed to a sample-and-hold circuit followed by a first sampling stage which is clocked by a second sampling signal whose frequency is an integral multiple of the frequency of a first sampling signal. The output of the first sampling stage is coupled to the input of an interpolating filter which is clocked by the second sampling signal, and whose output is sampled in a second sampling stage clocked by the second sampling signal. The output of the second sampling stage is coupled to the inputs of two zero-crossing detectors each of which drives a group-delay-controlled monostable multivibrator. The output signals of the latter are added with an average-value compensation signal in an adder whose output is sampled in a third sampling stage clocked by the second sampling signal, and fed to a digital conversion filter clocked by the first and second sampling signals and a third sampling signal. The frequency of the third sampling signal is an integral submultiple of the frequency of the second sampling signal.
Inventors
- 👤 Edmund Zaehringer
- 👤 Peotr Baker
- 👤 Rolf Zettel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 13:13
CPC Classifications
H; H03; H03D; H03D3/00; H03D3/006; H04; H04L; H04L27/00; H04L27/10; H04L27/14; H04L27/156; H04L27/1566; H03D2200/00; H03D2200/0041; H03D2200/005; H03D2200/0054; H03D2200/0056; H03D2200/0058; H03D2200/006; H03D2200/0064
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
264 words
A digital FM detector for FM signals digitized by means of a first sampling signal, said detector comprising: a sample and hold circuit receiving said digitized FM signals and having an output; a first sampling stage coupled to said sample and hold circuit output and clocked by a second sampling signal at a frequency which is an integral multiple of the frequency of the first sampling signal; a digital interpolating filter having an input coupled to said first sampling stage, and being clocked by said second sampling signal; a second sampling stage coupled to said digital interpolating filter and clocked by said second sampling signal; a first zero crossing detector for detecting positive going zero crossings coupled to said second sampling stage; a first group delay controlled multivibrator coupled to the output of said first zero-crossing detector; a second zero-crossing detector for detecting negative going zero crossings coupled to said second sampling stage; a second group delay controlled multivibrator coupled to the output of said second zero-crossing detector; an adder for adding the outputs of said first and second multivibrators and an average-value compensation signal identical with the quotient of the carrier frequency and the maximum possible frequency of the analog FM signals; a third sampling stage having its intput coupled to the output of said adder and clocked by said second sampling signal, a digital conversion filter coupled to the output of said third sampling stage and clocked by said first and second sampling signals and a third sampling signal having a frequency which is a submultiple of said second sampling signal frequency.
Claim 2
Dependent Claim
264 words
A digital FM detector for FM signals digitized by means of a first sampling signal, said detector comprising: a sample and hold circuit receiving said digitized FM signals and having an output; a first sampling stage coupled to said sample and hold circuit output and clocked by a second sampling signal at a frequency which is an integral multiple of the frequency of the first sampling signal; a digital interpolating filter having an input coupled to said first sampling stage, and being clocked by said second sampling signal; a second sampling stage coupled to said digital interpolating filter and clocked by said second sampling signal; a first zero crossing detector for detecting positive going zero crossings coupled to said second sampling stage; a first group delay controlled multivibrator coupled to the output of said first zero-crossing detector; a second zero-crossing detector for detecting negative going zero crossings coupled to said second sampling stage; a second group delay controlled multivibrator coupled to the output of said second zero-crossing detector; an adder for adding the outputs of said first and second multivibrators and an average-value compensation signal identical with the quotient of the carrier frequency and the maximum possible frequency of the analog FM signals; a third sampling stage having its intput coupled to the output of said adder and clocked by said second sampling signal, a digital conversion filter coupled to the output of said third sampling stage and clocked by said first and second sampling signals and a third sampling signal having a frequency which is a submultiple of said second sampling signal frequency.
Claim 3
Dependent Claim
18 words
A digital FM detector in accordance with claim 1, wherein: said interpolating filter is a linear digital filter.
Claim 4
Dependent Claim
18 words
A digital FM detector in accordance with claim 2, wherein: said conversion filter is a linear digital filter.
Claim 5
Dependent Claim
18 words
A digital FM detector in accordance with claim 1, wherein: said conversion filter is a linear digital filter.
Claim 6
Dependent Claim
29 words
A digital FM detector in accordance with claim 1 comprising: a digital limiter inserted between the output of said interpolating filter and the input of said second sampling stage.
Claim 7
Dependent Claim
116 words
A digital FM detector in accordance with claim 1 wherein: said first and second group-delay-controlled monostable multivibrators comprise a common read-only memory and first and second digital monostable multivibrators following said read-only memory; for two samples x, x' occurring as input signals at intervals of two successive pulses of said second sampling signal, the two values resulting from linear interpolation, x'/(x'-x) and 1-x'/(x'-x), are stored as output signals in said read-only memory; and outputs of said read-only memory for said values x'/(x'-x) and 1-x'/(x'-x) are coupled to the inputs of said first and second digital monostable multivibrators such that the output signals of the latter contain said two signals as initial pulses and final pulses, respectively.
Claim 8
Dependent Claim
38 words
A digital FM Detector in accordance with claim 6 comprising a D flip-flop for deriving said two samples x, x' from the output of said second sampling stage, said D flip-flop being clocked by said second sampling signal.
Claim 9
Dependent Claim
56 words
A digital FM detector in accordance with claim 7 wherein: said first and second zero-crossing detectors have two inputs connected to sign-bit output terminals of said second sampling stage and said D flip-flop, respectively, and the outputs of said first and second zero-crossing detectors are coupled to the trigger inputs of the associated digital monostable multivibrators.
References Cited (Backward Citations)
US4506228A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-09-21 | 1991-03-23 | 1991-09-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-09-21 | 1995-03-23 | 1995-09-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-09-21 | 1999-03-23 | 1999-09-22 | $7700.00 | Window Closed / Lapsed |