← Back to Patent Explorer
US4691330A Expired / Lapsed US ⏱️ 0.0 years remaining

Duty control circuit for gradually reducing the duty time

Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1986-03-26
•
Granted: 1987-09-01
•
Expires: 2006-03-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A duty control circuit for controlling a duty factor in various industrial applications is proposed. It comprises a n-pulse counter, a m-pulse counter, another n-pulse counter, and a magnitude comparator. The magnitude comparator compares the count of the first counter with the count of the third counter and the duty control circuit gives a signal corresponding to ON when the former is larger than or equal to the latter and a signal corresponding to OFF when the former is smaller than the latter.

Inventors

  • 👤 Shinichiro Takahashi
  • 👤 Isao Isshiki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 15:58
CPC Classifications
H; H03; H03K; H03K7/00; H03K7/08; G; G06; G06F; G06F1/00; G06F1/02; G06F1/025; H03K11/00

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 138 words
A duty control circuit for controlling a duty factor, comprising: a first n-pulse counter for counting a series of pulses; a second m-pulse counter connected to said first counter so as to count one each time said first counter counts a predetermined number n; a third n-pulse counter connected to said second counter so as to count one each time said second counter counts another predetermined number m; and a magnitude comparator which comprises the count of said first counter with the count of said third counter and gives an output signal corresponding to ON when the count of said first counter is larger than, or equal to, the count of said third counter, and gives an output signal corresponding to OFF when the count of said first counter is smaller than the count of said third counter.
Claim 2
Dependent Claim 138 words
A duty control circuit for controlling a duty factor, comprising: a first n-pulse counter for counting a series of pulses; a second m-pulse counter connected to said first counter so as to count one each time said first counter counts a predetermined number n; a third n-pulse counter connected to said second counter so as to count one each time said second counter counts another predetermined number m; and a magnitude comparator which comprises the count of said first counter with the count of said third counter and gives an output signal corresponding to ON when the count of said first counter is larger than, or equal to, the count of said third counter, and gives an output signal corresponding to OFF when the count of said first counter is smaller than the count of said third counter.

References Cited (Backward Citations)

US4396869A Cited
US4408142A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-08-31 1991-03-02 1991-09-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-08-31 1995-03-02 1995-09-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-08-31 1999-03-02 1999-09-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag