← Back to Patent Explorer
US4686489A Expired / Lapsed US ⏱️ 0.0 years remaining

Triggered voltage controlled oscillator using fast recovery gate

Assignee: Tektronix Inc
•
Filing: 1986-06-16
•
Granted: 1987-08-11
•
Expires: 2006-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A voltage controlled triggered oscillator includes a NAND gate and a set of series connected triggerable delay circuits, the output of the NAND gate being fed back to one of its inputs through the delay circuits. A trigger signal is applied to another input of the NAND gate and to triggering inputs of the delay circuits. When the trigger signal is asserted, each delay circuit produces an output signal of state which tracks the state of its input signal but with a predetermined delay so that the NAND gate output oscillates with a frequency determined by the delay times of the delay circuits and the propagation time of the NAND gate. When the trigger signal is deasserted the NAND gate output is terminated and each delay circuit drives its output signal high regardless of the state of its input signal so that the oscillator may be rapidly retriggered.

Inventors

  • 👤 George J. Caspell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:36
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/133; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/09432; H03K19/09436; H03K3/00; H03K3/02; H03K3/027; H03K3/03; H03K2005/00013; H03K2005/00019; H03K2005/00058; H03K2005/00071; H03K2005/0015; H03K2005/00195; H03K2005/00208; H03K2005/00228; Y; Y10; Y10S; Y10S331/00; Y10S331/03

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 77 words
A triggered oscillator comprising: logic gate means for generating an oscillator output signal of state set according to the state of a feedback signal; and feedback means for generating said feedback signal of state set in delayed response to the states of said oscillator output signal and a trigger signal, wherein said logic gate means comprises a differential logic gate and wherein said trigger signal, said feedback signal, and said oscillator output signal are all differential signals.
Claim 2
Dependent Claim 77 words
A triggered oscillator comprising: logic gate means for generating an oscillator output signal of state set according to the state of a feedback signal; and feedback means for generating said feedback signal of state set in delayed response to the states of said oscillator output signal and a trigger signal, wherein said logic gate means comprises a differential logic gate and wherein said trigger signal, said feedback signal, and said oscillator output signal are all differential signals.
Claim 3
Dependent Claim 56 words
The triggered oscillator according to claim 1 wherein said feedback means sets the state of said feedback signal in delayed response to the state of said oscillator output signal when said trigger signal is of a first state, and sets said feedback signal to a constant state when said trigger signal is of a second state.
Claim 4
Dependent Claim 168 words
A triggered oscillator comprising: logic gate means for generating an oscillator output signal of state set according to the states of a trigger signal and a feedback signal; and a plurality of triggerable delay circuits each producing an output signal of state set in delayed response to the state of an input signal when triggered by said trigger signal, said triggerable delay circuits being connected in a series, said oscillator output signal being applied as an input signal to a first triggerable delay circuit of said series, an output signal of a last triggerable delay circuit of said series providing said feedback signal, such that said series of triggerable delay circuits sets the state of said feedback signal in delayed response to the state of said oscillator output signal when each said triggerable delay circuit is triggered by said trigger signal, wherein said logic gate means comprises a differential logic gate and wherein said trigger signal, said feedback signal, and said oscillator output signal are all differential signals.
Claim 5
Dependent Claim 168 words
A triggered oscillator comprising: logic gate means for generating an oscillator output signal of state set according to the states of a trigger signal and a feedback signal; and a plurality of triggerable delay circuits each producing an output signal of state set in delayed response to the state of an input signal when triggered by said trigger signal, said triggerable delay circuits being connected in a series, said oscillator output signal being applied as an input signal to a first triggerable delay circuit of said series, an output signal of a last triggerable delay circuit of said series providing said feedback signal, such that said series of triggerable delay circuits sets the state of said feedback signal in delayed response to the state of said oscillator output signal when each said triggerable delay circuit is triggered by said trigger signal, wherein said logic gate means comprises a differential logic gate and wherein said trigger signal, said feedback signal, and said oscillator output signal are all differential signals.
Claim 6
Dependent Claim 33 words
The triggered oscillator according to claim 3 wherein at least one of said plurality of triggerable delay circuits sets its output signal to a constant state when not triggered by said trigger signal.
Claim 7
Dependent Claim 146 words
A triggered, voltage controlled oscillator comprising: a logic gate responsive to an input trigger signal and a feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state, and producing said output signal of state determined by the state of said feedback signal when said trigger signal is of a second state; and a triggerable delay circuit responsive to said output signal for generating said feedback signal of a constant state when said trigger signal is of said first state and for generating said feedback signal of a state set in delayed response to the state of said output signal when said trigger signal is of said second state, wherein said logic gate is a differential logic gate and wherein said trigger signal, said feedback signal, and said gate output signal are all differential signals.
Claim 8
Dependent Claim 146 words
A triggered, voltage controlled oscillator comprising: a logic gate responsive to an input trigger signal and a feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state, and producing said output signal of state determined by the state of said feedback signal when said trigger signal is of a second state; and a triggerable delay circuit responsive to said output signal for generating said feedback signal of a constant state when said trigger signal is of said first state and for generating said feedback signal of a state set in delayed response to the state of said output signal when said trigger signal is of said second state, wherein said logic gate is a differential logic gate and wherein said trigger signal, said feedback signal, and said gate output signal are all differential signals.
Claim 9
Dependent Claim 267 words
A triggered, voltage controlled oscillator comprising: a logic gate responsive to an input trigger signal and a feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state, and producing said output signal of state determined by the state of said feedback signal when said trigger signal is of a second state; and a triggerable delay circuit responsive to said output signal for generating said feedback signal of a constant state when said trigger signal is of said first state and for generating said feedback signal of a state set in delayed response to the state of said output signal when said trigger signal is of said second state, said triggerable delay circuit comprising a first circuit node, a second circuit node, a current source, a first voltage source resistively coupled to said first circuit node, and resistively coupled to said second circuit node, a second voltage source for producing a voltage of variable magnitude, a first capacitance element capacitively coupling said second voltage source to said first circuit node, the capacitance of said first capacitance element varying according to the voltage across said first capacitance element, a second capacitance element capacitively coupling said second voltage source to said second circuit node, the capacitance of said second capacitance element varying according to the voltage across said second capacitance element, and first switch means responsive to said logic gate output signal for selectively connecting said current source to either one of said first and second circuit nodes according to the state of said logic gate output signal.
Claim 10
Dependent Claim 267 words
A triggered, voltage controlled oscillator comprising: a logic gate responsive to an input trigger signal and a feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state, and producing said output signal of state determined by the state of said feedback signal when said trigger signal is of a second state; and a triggerable delay circuit responsive to said output signal for generating said feedback signal of a constant state when said trigger signal is of said first state and for generating said feedback signal of a state set in delayed response to the state of said output signal when said trigger signal is of said second state, said triggerable delay circuit comprising a first circuit node, a second circuit node, a current source, a first voltage source resistively coupled to said first circuit node, and resistively coupled to said second circuit node, a second voltage source for producing a voltage of variable magnitude, a first capacitance element capacitively coupling said second voltage source to said first circuit node, the capacitance of said first capacitance element varying according to the voltage across said first capacitance element, a second capacitance element capacitively coupling said second voltage source to said second circuit node, the capacitance of said second capacitance element varying according to the voltage across said second capacitance element, and first switch means responsive to said logic gate output signal for selectively connecting said current source to either one of said first and second circuit nodes according to the state of said logic gate output signal.
Claim 11
Dependent Claim 26 words
The oscillator according to claim 6 further comprising means for level shifting signals appearing at said first and second circuit nodes to produce said feedback signal.
Claim 12
Dependent Claim 300 words
A triggered, voltage controlled oscillator comprising: a logic gate responsive to an input trigger signal and a feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state, and producing said output signal of state determined by the state of said feedback signal when said trigger signal is of a second state; a triggerable delay circuit responsive to said output signal for generating said feedback signal of a constant state when said trigger signal is of said first state and for generating said feedback signal of a state set in delayed response to the state of said output signal when said trigger signal is of said second state, wherein said triggerable delay circuit comprises a first circuit node, a second circuit node, a current source, a first voltage source resistively coupled to said first circuit node and resistively coupled to said second circuit node, a second voltage source for producing a voltage of adjustable magnitude, a first capacitance element of capacitance varying according to the voltage across said first capacitance element, a second capacitance element of capacitance varying according to the voltage across said second capacitance element, means responsive to a control signal for selectively coupling said second voltage source to said first circiut node through said first capacitance element and to said second circuit node through said second capacitance element, and means responsive to said logic gate output signal and to said trigger signal for selectively connecting said current source to one of said first and second circuit nodes according to the state of said logic gate output signal when said trigger signal is of said second state, and for connecting said current source to said second circuit node when said trigger signal is of said first state.
Claim 13
Dependent Claim 300 words
A triggered, voltage controlled oscillator comprising: a logic gate responsive to an input trigger signal and a feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state, and producing said output signal of state determined by the state of said feedback signal when said trigger signal is of a second state; a triggerable delay circuit responsive to said output signal for generating said feedback signal of a constant state when said trigger signal is of said first state and for generating said feedback signal of a state set in delayed response to the state of said output signal when said trigger signal is of said second state, wherein said triggerable delay circuit comprises a first circuit node, a second circuit node, a current source, a first voltage source resistively coupled to said first circuit node and resistively coupled to said second circuit node, a second voltage source for producing a voltage of adjustable magnitude, a first capacitance element of capacitance varying according to the voltage across said first capacitance element, a second capacitance element of capacitance varying according to the voltage across said second capacitance element, means responsive to a control signal for selectively coupling said second voltage source to said first circiut node through said first capacitance element and to said second circuit node through said second capacitance element, and means responsive to said logic gate output signal and to said trigger signal for selectively connecting said current source to one of said first and second circuit nodes according to the state of said logic gate output signal when said trigger signal is of said second state, and for connecting said current source to said second circuit node when said trigger signal is of said first state.
Claim 14
Dependent Claim 17 words
The oscillator according to claim 8 wherein said first and second capacitance elements comprise field effect transistors.
Claim 15
Dependent Claim 260 words
A triggered, voltage controlled oscillator comprising: a logic gate connected to receive an input trigger signal and an input feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state and producing said output signal of state determined by the state of the feedback signal when the trigger signal is of a second state; a first circuit node; a second circuit node; a current source; a first voltage source resistively coupled to said first circuit node and to said second circuit node; a second voltage source for producing a voltage of adjustable magnitude; a first capacitance element of capacitance varying according to the voltage across said first capacitance element; a second capacitance element of capacitance varying according to the voltage across said second capacitance element; means responsive to a control signal for selectively coupling said second voltage source to said first circuit node through said first capacitance element and to said second circuit node through said second capacitance element; means responsive to said logic gate output signal and to said trigger signal for selectively connecting said current source to one of said first and second circuit nodes according to the state of said logic gate output signal when said trigger signal is of said second state, and for connecting said current source to said second circuit node when said trigger signal is of said first state; and means for producing said feedback signal of state responsive to the state of a voltage across said first and second circuit nodes.
Claim 16
Dependent Claim 260 words
A triggered, voltage controlled oscillator comprising: a logic gate connected to receive an input trigger signal and an input feedback signal, said logic gate producing an output signal of a constant state when said trigger signal is of a first state and producing said output signal of state determined by the state of the feedback signal when the trigger signal is of a second state; a first circuit node; a second circuit node; a current source; a first voltage source resistively coupled to said first circuit node and to said second circuit node; a second voltage source for producing a voltage of adjustable magnitude; a first capacitance element of capacitance varying according to the voltage across said first capacitance element; a second capacitance element of capacitance varying according to the voltage across said second capacitance element; means responsive to a control signal for selectively coupling said second voltage source to said first circuit node through said first capacitance element and to said second circuit node through said second capacitance element; means responsive to said logic gate output signal and to said trigger signal for selectively connecting said current source to one of said first and second circuit nodes according to the state of said logic gate output signal when said trigger signal is of said second state, and for connecting said current source to said second circuit node when said trigger signal is of said first state; and means for producing said feedback signal of state responsive to the state of a voltage across said first and second circuit nodes.

References Cited (Backward Citations)

US3517326A Cited
US4458165A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-08-10 1991-02-09 1991-08-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-08-10 1995-02-09 1995-08-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-08-10 1999-02-09 1999-08-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag