US4680608A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Denso Corp
•
Filing: 1985-02-01
•
Granted: 1987-07-14
•
Expires: 2005-02-01
Abstract
Abstract This application describes a semiconductor device having a power amplifier pattern consisting of a plurality of parallel-connected transistor unit cells with emitters thereof being arrayed like meshes, wherein the width of the emitter of each transistor unit cell is not in excess of 50 microns. The limitation of the emitter width contributes to enhancement of the reverse-bias breakdown endurance.
Inventors
- 👤 Yukio Tsuzuki
- 👤 Masami Yamaoka
- 👤 Shoji Toyoshima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 19:26
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D62/135
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
75 words
A semiconductor device comprising: a substrate acting as a collector area with a first conduction type; a base area, having a second conduction type, reverse to said first conduction type of said substrate, said base area being formed on said substrate; and an emitter area having said first conduction type, and which is formed in said base area in a mesh-like pattern, wherein the width of said emitter area ranges from 50 to 10 microns.
Claim 2
Dependent Claim
75 words
A semiconductor device comprising: a substrate acting as a collector area with a first conduction type; a base area, having a second conduction type, reverse to said first conduction type of said substrate, said base area being formed on said substrate; and an emitter area having said first conduction type, and which is formed in said base area in a mesh-like pattern, wherein the width of said emitter area ranges from 50 to 10 microns.
Claim 3
Dependent Claim
76 words
A semiconductor device having a power amplifier pattern comprising: a plurality of parallel connected transistor unit cells comprising a collector layer; a base layer formed on said collector layer; and a plurality of emitters formed in said base layer and being arrayed in a mesh-like shape which forms a plurality of base regions with a quadrangle shape, wherein a width of each said emitter of each transistor unit cell is not in excess of 50 microns.
Claim 4
Dependent Claim
76 words
A semiconductor device having a power amplifier pattern comprising: a plurality of parallel connected transistor unit cells comprising a collector layer; a base layer formed on said collector layer; and a plurality of emitters formed in said base layer and being arrayed in a mesh-like shape which forms a plurality of base regions with a quadrangle shape, wherein a width of each said emitter of each transistor unit cell is not in excess of 50 microns.
Claim 5
Dependent Claim
37 words
A semiconductor device according to claim 2, wherein said collector layer is a substrate having a first conduction type, and said base layer is a second conduction type, opposite to said first conduction type of said substrate.
Claim 6
Dependent Claim
45 words
A semiconductor device according to claim 2, which further comprises an insulator film having a plurality of contact holes formed on said emitters, a polysilicon resistance layer connected to said emitters through said contact holes and an emitter electrode connected to said polysilicon resistance layer.
References Cited (Backward Citations)
US4054897A
Cited
US3911473A
Cited
JPS54150980A
Cited
JPS55162267A
Cited
US4586072A
Cited
US4506280A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-13 | 1991-01-12 | 1991-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-13 | 1995-01-12 | 1995-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-13 | 1999-01-12 | 1999-07-14 | $7700.00 | Window Closed / Lapsed |